### NATIONAL UNIVERSITY OF SINGAPORE

### **CS2100 – COMPUTER ORGANISATION**

(Semester 2: AY2018/19)

Time Allowed: 2 Hours

## **INSTRUCTIONS TO CANDIDATES**

- 1. Please write your Student Number with <u>a pen</u> (to prevent accidental erasure) only on the **ANSWER BOOKLET**. Do not write your name.
- 2. This assessment paper consists of **SEVEN (7)** questions and comprises **EIGHTEEN (18)** printed pages.
- 3. This is a **CLOSED BOOK** assessment. One double-sided A4 reference sheet is allowed.
- 4. Calculators and computing devices such as laptops and PDAs are <u>not</u> allowed.
- 5. Answer all questions and write your answers in the **ANSWER BOOKLET** provided.
- 6. You may use pencil to write your answers.
- 7. Page 12 onwards contain the MIPS Reference Data Sheet and several blank tables for your rough works.
- 8. You are to submit only the **ANSWER BOOKLET** and no other document.

1. [12 marks]

Study the following MIPS code, which has one input **\$s0** and two outputs **\$t0** and **\$t1**.

	addi	\$t0,	\$zero,	32
	addi	\$t1,	\$zero,	32
L:	beq	\$s0,	\$zero,	N
	andi	\$t2,	\$s0 ,	0x0001
	beq	\$t2,	\$zero,	Е
	addi	\$t1,	\$t1 ,	-1
Е:	addi	\$t0,	\$t0 ,	-1
	srl	\$s0,	\$s0 ,	1
	j	L		
N:				

- (a) What are the values of \$t0 and \$t1 at the end of the execution if the value of \$s0 at the start is 32?
   [2 marks]
- (b) If the value of \$\$0 is 43 at the start of execution, what is the total number of times both beq instructions branch? That is, when both "beq \$\$0, \$zero, N" branches to N and "beq \$t2, \$zero, E" branches to E.
  [2 marks]
- (c) Give a value of \$s0 at the start such that the values of \$t0 and \$t1 at the end of the execution are both 0.
  [2 marks]
- (d) What is the encoding of the only **R-format** instruction above in *hexadecimal*? [2 marks]
- (e) Write the relationship between \$t0 and \$s0 as well as between \$t1 and \$s0 in a <u>single</u> <u>sentence each</u>.
   [2 marks]
- (f) Our current MIPS instruction set does not have load half-word since lhw is a pseudoinstruction. lhw loads 16 bits from memory to the <u>lower half</u> of the register and sets the <u>upper half</u> of the register to all zeros. The pseudo-instruction lhw \$t0, 80(\$zero) will be translated into actual MIPS instructions before being run. Write down the equivalent actual instructions to perform load half-word in the fewest number of MIPS instructions possible. [2 marks]

### 2. [4 marks]

As the number  $-0.3_{10}$  cannot be represented precisely in binary, it also cannot be represented precisely in the IEEE 754 standard single precision floating point format. However, we can <u>approximate</u> the value by <u>truncating the bits</u> to the nearest representation.

Write the approximation of  $-0.3_{10}$  in IEEE 754 standard single precision floating point format. Give your answer in hexadecimal. [4 marks]

### 3. [14 marks]

You are given the implementation of MIPS processor on the next page with partially incorrect modification to include the Jump instruction (j). Note that for the added multiplexer (the one with control signal **IsJump?**), if **IsJump?** is 0, the top input is chosen; otherwise the bottom input is chosen.

- (a) Describe what is wrong with the implementation in one sentence. [2 marks]
- (b) Consider an instruction **0x0800C840** at address **0x2100FFFC**. What is the next value of PC when the instruction is executed using the incorrect processor above?

[3 marks]

- (c) Since we are using the intermediate signal ALUOP, we specify that the ALUOP for j instruction is 11. The rest of the ALUOP does not change. Fill in the missing values in the control signal table in the answer booklet. [3 marks]
- (d) Modify the combinational circuit given in the answer booklet to include ALUop1, ALUop0 and IsJump? control signals.
   [4 marks]
- (e) Given that there is no change to the ALU Control unit shown below for your convenience, what will be the value of ALUcontrol when the instruction **0x08000031** is executed? Give your answer in 4 bits binary.





### 4. **[16 marks]**

A sequential circuit goes through the following states, whose state values are shown in decimal:



The states are represented by 4-bit values *ABCD*. Implement the sequential circuit using a *D* flip-flop for *A*, *T* flip-flops for *B* and *C*, and a *JK* flip-flop for *D*.

- a. Write out the **simplified SOP expressions** for all the flip-flop inputs. [10 marks]
- b. Implement your circuit according to your simplified SOP expressions obtained in part (a). Complete the given state diagram on the Answer Booklet, by indicating the next state for each of the five unused states. [5 marks]
- c. Is your circuit self-correcting? Why? (Answer without reason will not be given mark.) [1 mark]

5. [22 marks]

For the parts below, you are to assume that <u>complemented literals are not available</u>. Note also that circuit that is correct but uses more logic gates than necessary will be given partial credit.

(a) The **8-bit count-1** device, whose block diagram is shown below, takes in an 8-bit input *ABCDEFGH* and outputs  $F_3F_2F_1F_0$  which is the number of 1s in the input. For example, if *ABCDEFGH* = 11101101, then  $F_3F_2F_1F_0$  = 0110 (six).



How would you implement an **8-bit count-0** device to count the number of 0s in the input using the above 8-bit count-1 device and XOR gates? No other gates or devices besides the count-1 device and XOR gates are allowed. [3 marks]

(b) Assuming that the 8-bit input ABCDEFGH is an unsigned binary number. Let P(A,B,C,D,E,F,G,H) be a Boolean function that returns 1 if ABCDEFGH contains an odd number of 1s and ABCDEFGH is an even number, or returns 0 otherwise. For example, the function P returns 1 for the following inputs: 01110000, 10111010, 00010000, but returns 0 for the following inputs: 00111001, 10100001, 11110000.

Implement *P* using the **Count-1 device** as shown in part (a) above, with the <u>fewest</u> number of additional logic gates. [3 marks]

(c) Assuming that the 8-bit input ABCDEFGH is an unsigned binary number. Let Q(A,B,C,D,E,F,G,H) be a Boolean function that returns 1 if ABCDEFGH is a multiple of 17 (eg: 0, 17, 34, 51, etc.), or returns 0 otherwise.

Given a **parallel adder**, a **magnitude comparator**, a **decoder**, an **encoder**, and a **demultiplexer**, implement *Q* using only <u>ONE</u> of these devices, <u>without any additional</u> <u>logic gates</u>. Your device should be the smallest possible (for example, if an 8-bit parallel adder is sufficient, you should not use a 16-bit parallel adder). [4 marks]

- 5. (continue...)
- (d) Implement the following four-variable function R(A,B,C,D) using a single 4:1 multiplexer without any additional logic gates.
   [6 marks]

$$R(A,B,C,D) = \Sigma m(0, 2, 3, 4, 6, 7, 12, 14)$$

- (e) Study the following circuit which uses a **half adder (HA)**, a **2×4 decoder** with 1-enable and active high outputs, three **4:1 multiplexers** and three devices each with a 1-enable control (*EN*):
  - A (**×2**)-device: it takes in two inputs *P* and *Q* and produces 3-bit output with value (*P*+*Q*)×2.
  - A (+2)-device: it takes in two inputs *P* and *Q* and produces 3-bit output with value *P*+*Q*+2.
  - A (+3)-device: it takes in two inputs *P* and *Q* and produces 3-bit output with value *P*+*Q*+3.

For the three devices above, if a device is not enabled, its outputs are all zeroes.



Redesign the above circuit so that it can be implemented using the fewest logic gates. Write your expressions for *X*, *Y* and *Z*. You do not need to draw your circuit. [6 marks]

### 6. [18 marks]

Given three integer arrays A, B, C, where arrays B and C each contains n elements and array A contains 2n elements, a MIPS code is written to update the elements in A with the elements in B and C as follows:

A[k] = A[k] + B[k/2] if k is even A[k] = A[k] + C[(k-1)/2] if k is odd

For example, suppose  $A = \{1, 2, 3, 4, ...\}, B = \{101, 102, ...\}$  and  $C = \{201, 202, ...\}$ , then the final values in A are  $\{102, 203, 105, 206, ...\}$ .

The MIPS code fragment is shown below.

	# \$s( # \$s;	D = ba L = ba	ase ac	ldress of ldress of		array A array B										
	# 952 # 952	a = a	the	number c	. c sf	alomont	ts in array B									
	add	\$+0.	Śs0.	\$0	/_ #	Inst1.	Address: 0x00FFFF18									
	add	\$t1.	\$s1.	\$0	#	Inst2										
	add	\$t2,	\$s2,	\$0	#	Inst3										
	add	\$t3,	\$s3,	\$s3	#	Inst4:	\$t3 = 2n									
	add	\$t4,	\$O,	\$0	#	Inst5:	t4 = k (loop variable)									
Loop:	slt	\$t5,	\$t4,	\$t3	#	Inst6:	k < 2n?									
	beq	\$t5,	\$O,	End	#	Inst7										
	lw	\$t6,	0(\$t(	))	#	Inst8										
	lw	\$t7,	0(\$t1	.)	#	Inst9										
	add	\$t6,	\$t6,	\$t7	#	Inst10										
	SW	\$t6,	0(\$t(	))	#	Inst11										
	lw	\$t8,	4(\$t(	))	#	Inst12										
	lw	\$t9,	0(\$t2	2)	#	Inst13										
	add	\$t8,	\$t8,	\$t9	#	Inst14										
	SW	\$t8,	4(\$t(	))	#	Inst15										
	addi	\$t0,	\$t0,	8	#	Inst16										
	addi	\$t1,	\$t1,	4	#	Inst17										
	addi	\$t2,	\$t2,	4	#	Inst18										
	addi \$t4,		\$t4,	2	#	Inst19										
Fnd·	j	Loop			#	Inst20										
. געננינ																

For parts (a), (b), (c): Given a **two-way set associative data cache** with 64 words in total, and each block containing 4 words with each word being 4 bytes long. LRU (least recently used) algorithm is used for replacement. Each integer occupies one word.

Assuming that the integer arrays *B* and *C* each contains  $2^{10}$  elements. Arrays *A*, *B* and *C* are stored starting at memory addresses <u>0x00000080</u>, <u>0x00100000</u> and <u>0x00108040</u> respectively.

The data cache is involved when memory is accessed (that is, when **Iw** and **sw** instructions are executed).

- a. How many bits are there in the set index field? In the byte offset field? [2 marks]
- b. Which set is *A*[0] mapped to? Which set is *B*[60] mapped to? Which set is *C*[1032] mapped to? You may write your answer in decimal or binary. [3 marks]
- c. What is the cache hit rate for array *A*? For array *B*? For array *C*? Write your answer as a fraction. [6 marks]

For parts (e), (f), (g): Given a **direct-mapped instruction cache** with 16 words in total and each block contains 4 instructions (words). The first instruction (**add \$t0, \$s0, \$0**) is at memory address 0x00FFFF18. Recall that the integer arrays *B* and *C* each contains  $2^{10}$  elements.

- d. How many misses are there in the 1<sup>st</sup> iteration (Inst1 to Inst20 inclusive)? [2 marks]
- e. How many misses are there in the 2<sup>nd</sup> iteration (Inst6 to Inst20 inclusive)? [2 marks]
- f. How many misses are there in the execution of the whole code? [3 marks]

### 7. [14 marks]

Refer to the same MIPS code in the previous question:

	# \$s(	) = ba	ase ac	dress of	Ē	array A
	# \$s2	1 = ba	ase ac	dress of	5 8	array B
	# \$s2	2 = ba	ase ac	dress of	5 8	array C
	# \$s	3 = n <b>,</b>	, the	number o	of	elements in array B
	add	\$t0,	\$s0,	\$0	#	Inst1, Address: 0x00FFFF18
	add	\$t1,	\$s1,	\$0	#	Inst2
	add	\$t2,	\$s2,	\$0	#	Inst3
	add	\$t3,	\$s3,	\$s3	#	Inst4: \$t3 = 2n
	add	\$t4,	\$O,	\$0	#	Inst5: $$t4 = k$ (loop variable)
-	<b>.</b> .	<u>А.</u> г	<u>.</u>	<b>A</b> 1 <b>A</b>	п	
Loop:	sit	Şt5,	Şt4,	\$t3	#	Inst6: $k < 2n$ ?
	beq	Şt5,	Ş0,	End	#	Inst/
	lw	\$t6,	0(\$t(	))	#	Inst8
	lw	\$t7,	0(\$t1	L)	#	Inst9
	add	\$t6,	\$t6,	\$t7	#	Inst10
	sw	\$t6,	0(\$t(	))	#	Instl1
	_	• • •				
	lw	Şt8,	4(\$t(	))	#	Inst12
	lw	Şt9,	0(\$t2	2)	#	Inst13
	add	Şt8,	\$t8,	Şt9	#	Instl4
	SW	Şt8,	4(Şt(	))	#	Inst15
	addi	\$t0,	\$t0,	8	#	Inst16
	addi	\$t1,	\$t1,	4	#	Inst17
	addi	\$t2,	\$t2,	4	#	Inst18
	addi	, \$t4	\$t4,	2	#	Inst19
		. ,	- /			
	j	Loop			#	Inst20
End:						

We assume a 5-stage MIPS pipeline system, and the first instruction (add \$t0, \$s0, \$0) begins at cycle 1.

- a. The jump (j) instruction causes a control hazard. What is the minimum number of stall cycles that a jump instruction would incur and how can that be achieved? [2 marks]
- b. Assuming <u>without forwarding and branch decision is made at MEM stage</u> (stage 4). No branch prediction is made and no delayed branching is used. How many cycles does the code from instructions 1 through 19 (leaving out the jump instruction) take? You need to count until the last stage of instruction 19. [3 marks]
- c. Assuming with forwarding and early branching, that is, the branch decision is made at ID stage (stage 2). No branch prediction is made and no delayed branching is used. How many cycles does the code from instructions 1 through 19 (leaving out the jump instruction) take? You need to count until the last stage of instruction 19. [3 marks]

- d. Assuming with forwarding and early branching, that is, the branch decision is made at ID stage (stage 2). Branch prediction is used, where the branch is predicted not taken. How many cycles does the code from instructions 1 through 19 (leaving out the jump instruction) take? You need to count until the last stage of instruction 19. [3 marks]
- e. Assuming <u>with forwarding</u>, how would you rearrange the instructions to reduce the number of stall cycles, and how many stall cycles is reduced as a result of this? You do not need to rewrite the full code. Just describe the changes or show the portion that is changed. Your changes should be as minimal as possible. [3 marks]

### ~~~ END OF PAPER ~~~

(The next few pages contain the MIPS Reference Data sheet, blank truth tables, K-maps and pipeline charts.)

# MIPS Reference Data



OPCODE / FUNCT

(Hex) (1) 0/20<sub>hex</sub>

0/24<sub>hex</sub>

(1,2) 8<sub>hex</sub>

(2) 9<sub>hex</sub> 0/21<sub>hex</sub>

COREINSTRUCT	ON SE		
		FOR-	
NAME, MNEMO	NIC	MAT	OPERATION (in Verilog)
Add	add	R	R[rd] = R[rs] + R[rt]
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm
Add Imm. Unsigned	addiu	I	R[rt] = R[rs] + SignExtImm
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]
And	and	R	R[rd] = R[rs] & R[rt]
And Immediate	andi	I	Rírt] = Rírs] & ZeroExtImm

And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	chex							
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	4 <sub>hex</sub>							
Branch On Not Equal	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 <sub>hex</sub>							
Jump	j	J	PC=JumpAddr	(5)	2 <sub>hex</sub>							
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3 <sub>hex</sub>							
Jump Register	jr	R	PC=R[rs]		0/08 <sub>hex</sub>							
Load Byte Unsigned	lbu	I	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 <sub>bex</sub>							
Load Halfword Unsigned	lhu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	25 <sub>bex</sub>							
Load Linked	11	I	R[rt] = M[R[rs]+SignExtImm]	(2,7)	30 <sub>bex</sub>							
Load Upper Imm.	lui	I	R[rt] = {imm, 16'b0}		fhex							
Load Word	lw	I	R[rt] = M[R[rs]+SignExtImm]	(2)	23 <sub>bex</sub>							
Nor	nor	R	$R[rd] = \neg (R[rs]   R[rt])$		0/27 <sub>hex</sub>							
Or	or	R	R[rd] = R[rs]   R[rt]		0/25 <sub>hex</sub>							
Or Immediate	ori	I	R[rt] = R[rs]   ZeroExtImm	(3)	dhex							
Set Less Than	slt	R	$R[rd] = (R[rs] \le R[rt]) ? 1 : 0$		0/2a <sub>hex</sub>							
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < SignExtImm)? 1 :	0(2)	a <sub>bex</sub>							
Set Less Than Imm. Unsigned	sltiu	I	R[rt] = (R[rs] < SignExtImm) ? 1 : 0	(2,6)	b <sub>hex</sub>							
Set Less Than Unsig.	sltu	R	$R[rd] = (R[rs] \le R[rt]) ? 1 : 0$	(6)	0/2b <sub>hex</sub>							
Shift Left Logical	<b>sll</b>	R	R[rd] = R[rt] << shamt		0/00 <sub>hex</sub>							
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		0/02 <sub>hex</sub>							
Store Byte	sb	I	M[R[rs]+SignExtImm](7:0) = R[rt](7:0)	(2)	28 <sub>bex</sub>							
Store Conditional	se	I	M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic) ? 1 : 0	(2,7)	38 <sub>bex</sub>							
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 <sub>bex</sub>							
Store Word	SW	I	M[R[rs]+SignExtImm] = R[rt]	(2)	2b <sub>bex</sub>							
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(I)	0/22 <sub>hex</sub>							
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		0/23 <sub>hex</sub>							
<ol> <li>May cause overflow exception</li> <li>SignExtImm = { 16{immediate[15]}, immediate }</li> <li>ZeroExtImm = { 16{1b'0}, immediate }</li> <li>BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }</li> <li>JumpAddr = { PC+4[31:28], address, 2'b0 }</li> <li>Operands considered unsigned numbers (vs. 2's comp.)</li> <li>Atomic test&amp;set pair; R[rt] = 1 if pair atomic, 0 if not atomic</li> </ol>												
BASIC INSTRUCTI	ON FOR	MA	15									

R	opcode	IS	rt	rd	shamt	funct
	31 26	25 21	20 16	15 11	10 6	S 0
I	opcode	IS	rt		immediate	2
	31 26	25 21	20 16	15		0
J	opcode			address		
	31 26	25				0

ARITHMETIC CORE INSTRUCTION SET	OPCODE
FOR	/ FMT /FT
NAME MNEMONIC MAT OPE	PATION (Here)
Proved On EP True bott EL if/EPaon/JPC-P/	C+d+BranchAddr (4) 11/8/1/
Branch On FP False bet f FL if(IEPcond)PC=F	C+4+BranchAddr (4) 11/8/1/
Divide div R Le=Rfrs1/Rfrt1 F	Ji=P[re]%P[rt] 0///1a
Divide Unsigned diver R Lo=R[rs]/R[rt]; F	H = R[rs] % R[rt] (6) $0/-/-/1b$
FP Add Single add, s FR FIFd 1= FIFs1 + FI	ren 11/10//0
FP Add add.d FR {F[fd],F[fd+1]}	= {F[fs],F[fs+1]} + 11/11//0
Double	{F[n],F[n+1]}
FP Compare Single e.x.s* FR FPcond = (F[IS] a	op F[ft]) ? 1 : 0 11/10//y
Double c.x.d* FR FPcond = ({F[fs] FPCond = ({F[fs] FR	,F[is+1]} op 11/11//y ],F[ft+1]})?1:0
* (x is eq, 1t, or 1e) (op is ==, <, or <=) (y is	( 32, 3c, or 3c)
FP Divide Single div.s FR F[fd] = F[fs] / F[	ft] 11/10//3
FP Divide Double div.d FR {F[fd],F[fd+1]} =	= {F[fs],F[fs+1]} / 11/11//3 {F[ft],F[ft+1]}
FP Multiply Single mul.s FR F[fd] = F[fs] * F	[ft] 11/10//2
FP Multiply mul.d FR {F[fd],F[fd+1]}=	<pre>{F[fs],F[fs+1]} * {F[0] F[0+1]} </pre>
EP Subtract Single sub s ER Effdl=Effel - Eff	11/10//1
FP Subtract {F[fd] F[fd+1]] :	4 = {F[fs] F[fs+1]} -
Double sub.d FR (101,210,11)	(FIRLFIR+1)) 11/1//1
Load FP Single lwc1 I F[rt]=M[R[rs]+S	ignExtImm] (2) 31//
Load FP Ide1 I F[rt]=M[R[rs]+S Double F[rt+1]=M[R[rs]+	ignExtImm]; (2) 35/// +SignExtImm+4]
Move From Hi mfhi R R[rd] = Hi	0 ///10
Move From Lo mflo R R[rd] = Lo	0 ///12
Move From Control mfc0 R R[rd] = CR[rs]	10 /0//0
Multiply mult R {Hi,Lo} = R[rs]	• R[rt] 0///18
Multiply Unsigned multu R {Hi,Lo} = R[rs]	• R[rt] (6) 0///19
Shift Right Arith. sra R R[rd] = R[rt] >>>	> shamt 0///3
Store FP Single swc1 I M[R[rs]+SignEx	tImm] = F[rt] (2) 39///
Store FP sdc1 I M[R[rs]+SignEx Double M[R[rs]+SignEx	tImm] = F[rt]; (2) tImm+4] = F[rt+1] $3d///$

#### FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fmt	ft	fs	fd	funct
	31 26	25 21	20 16	15 11	10 6	5 0
FI	opcode	fmt	ft		immediate	2
	31 26	25 21	20 16	15		0

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] <r[rt]) pc="Label&lt;/td"></r[rt])>
Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	if(R[rs]<=R[rt]) PC = Label
Branch Greater Than or Equal	bge	if(R[rs]>=R[rt]) PC = Label
Load Immediate	11	R[rd] = immediate
Move	nove	R[rd] = R[rs]

### REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
Şat	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	Ňo
Sgp	28	Global Pointer	Yes
Şsp	29	Stack Pointer	Yes
Sfp	30	Frame Pointer	Yes
Şra	31	Return Address	No

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 4th ed.

DA





ΤВ

KD



ТС

JD





			-		_	_	_			1	1	1	1	1	1	1	1	1	1	2	2	2	2	2	2	2	2	2	2	3
Cycle	1	2	3	4	5	6	/	8	9	0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	6	7	8	9	0
11																														
add																														
12																														
add																														
13																														
add																														
14 add																														
bhe																														
16																														
slt																														
17																														
beg																														
18																														
lw																														
19																														
lw																														
110																														
add																														
111																														
SW																														
Cycle																														
112																														
lw																														
113																														
lw																														
114																														
add																													<u> </u>	
115																														
SW																													<u> </u>	
011 011																														
117																														
addi																														
118																														
addi																														
119																				L				L						
addi																														

Cycle	1	2	3	4	5	6	7	8	9	1 0	1 1	1 2	1 3	1 4	1 5	1 6	1 7	1 8	1 9	2 0	2 1	2 2	2 3	2 4	2 5	2 6	2 7	2 8	2 9	3 0
11					1																									
add																														
12																														
add																														
13																														
add																														
14																														
add																														
15																														
add																														
16																														
slt																														
17																														
beq																														
18																														
lw																														
19																														
lw																														
110																														
add																														
111																														
SW																														
112																														
lw																														
113																														
lw																														
114																														
add																														
115																														
SW																														
116																														
addi																														
117																														
addi																														
118																														
addi																														
119																														ĺ
addi	1						1		1	1	1								1											l


## (This page is intentionally left blank.)

(This page is intentionally left blank.)