## NATIONAL UNIVERSITY OF SINGAPORE

## CS2100 - COMPUTER ORGANISATION

(Semester 2: AY2018/19)

Time Allowed: 2 Hours

## INSTRUCTIONS TO CANDIDATES

1. Please write your Student Number with a pen (to prevent accidental erasure) only on the ANSWER BOOKLET. Do not write your name.
2. This assessment paper consists of SEVEN (7) questions and comprises EIGHTEEN (18) printed pages.
3. This is a CLOSED BOOK assessment. One double-sided A4 reference sheet is allowed.
4. Calculators and computing devices such as laptops and PDAs are not allowed.
5. Answer all questions and write your answers in the ANSWER BOOKLET provided.
6. You may use pencil to write your answers.
7. Page 12 onwards contain the MIPS Reference Data Sheet and several blank tables for your rough works.
8. You are to submit only the ANSWER BOOKLET and no other document.
9. [12 marks]

Study the following MIPS code, which has one input \$s0 and two outputs \$t0 and \$t1.

```
    addi $t0, $zero, 32
    addi $t1, $zero, 32
L: beq $s0, $zero, N
    andi $t2, $s0 , 0x0001
    beq $t2, $zero, E
    addi $t1, $t1 , -1
E: addi $t0, $t0 , -1
    srl $s0, $s0 , 1
    j L
N :
```

(a) What are the values of \$t0 and \$t1 at the end of the execution if the value of $\$ \mathbf{s} 0$ at the start is 32 ?
[2 marks]
(b) If the value of $\$ \mathbf{s 0}$ is $\mathbf{4 3}$ at the start of execution, what is the total number of times both beq instructions branch? That is, when both "beq \$s0, \$zero, N" branches to N and "beq \$t2, \$zero, E" branches to E. [2 marks]
(c) Give a value of $\$ \mathbf{s} 0$ at the start such that the values of $\$ \mathbf{t 0}$ and $\$ \mathbf{t 1}$ at the end of the execution are both 0 .
[2 marks]
(d) What is the encoding of the only R-format instruction above in hexadecimal? [2 marks]
(e) Write the relationship between $\$ \mathbf{t 0}$ and $\$ \mathbf{s} 0$ as well as between $\$ \mathrm{t} 1$ and $\$ \mathbf{s 0}$ in a single sentence each.
(f) Our current MIPS instruction set does not have load half-word since 1 hw is a pseudoinstruction. lhw loads 16 bits from memory to the lower half of the register and sets the upper half of the register to all zeros. The pseudo-instruction lhw \$t0, 80 (\$zero) will be translated into actual MIPS instructions before being run. Write down the equivalent actual instructions to perform load half-word in the fewest number of MIPS instructions possible.
[2 marks]
2. [4 marks]

As the number $\mathbf{- 0 . 3 1 0}$ cannot be represented precisely in binary, it also cannot be represented precisely in the IEEE 754 standard single precision floating point format. However, we can approximate the value by truncating the bits to the nearest representation.

Write the approximation of $\mathbf{- 0 . 3} \mathbf{3}_{10}$ in IEEE $\mathbf{7 5 4}$ standard single precision floating point format. Give your answer in hexadecimal.
[4 marks]
3. [14 marks]

You are given the implementation of MIPS processor on the next page with partially incorrect modification to include the Jump instruction ( $j$ ). Note that for the added multiplexer (the one with control signal IsJump?), if IsJump? is 0 , the top input is chosen; otherwise the bottom input is chosen.
(a) Describe what is wrong with the implementation in one sentence.
(b) Consider an instruction $0 \times 0800 \mathrm{C} 840$ at address $0 \times 2100$ FFFC. What is the next value of PC when the instruction is executed using the incorrect processor above?
(c) Since we are using the intermediate signal ALUop, we specify that the ALUop for j instruction is 11. The rest of the ALUop does not change. Fill in the missing values in the control signal table in the answer booklet.
(d) Modify the combinational circuit given in the answer booklet to include ALUop1, ALUop0 and IsJump? control signals.
(e) Given that there is no change to the ALU Control unit shown below for your convenience, what will be the value of ALUcontrol when the instruction 0x08000031 is executed? Give your answer in 4 bits binary.



Page 4 of 18
4. [16 marks]

A sequential circuit goes through the following states, whose state values are shown in decimal:


The states are represented by 4-bit values $A B C D$. Implement the sequential circuit using a $D$ flip-flop for $A, T$ flip-flops for $B$ and $C$, and a $J K$ flip-flop for $D$.
a. Write out the simplified SOP expressions for all the flip-flop inputs.
b. Implement your circuit according to your simplified SOP expressions obtained in part (a). Complete the given state diagram on the Answer Booklet, by indicating the next state for each of the five unused states.
c. Is your circuit self-correcting? Why? (Answer without reason will not be given mark.)
5. [22 marks]

For the parts below, you are to assume that complemented literals are not available. Note also that circuit that is correct but uses more logic gates than necessary will be given partial credit.
(a) The 8-bit count-1 device, whose block diagram is shown below, takes in an 8-bit input ABCDEFGH and outputs $F_{3} F_{2} F_{1} F_{0}$ which is the number of 1 s in the input. For example, if $A B C D E F G H=11101101$, then $F_{3} F_{2} F_{1} F_{0}=0110$ (six).


How would you implement an 8-bit count-0 device to count the number of 0 s in the input using the above 8-bit count-1 device and XOR gates? No other gates or devices besides the count-1 device and XOR gates are allowed.
(b) Assuming that the 8-bit input $A B C D E F G H$ is an unsigned binary number. Let $P(A, B, C, D, E, F, G, H)$ be a Boolean function that returns 1 if $A B C D E F G H$ contains an odd number of 1 s and $A B C D E F G H$ is an even number, or returns 0 otherwise. For example, the function $P$ returns 1 for the following inputs: 01110000, 10111010, 00010000, but returns 0 for the following inputs: $00111001,10100001,11110000$.

Implement $P$ using the Count-1 device as shown in part (a) above, with the fewest number of additional logic gates.
[3 marks]
(c) Assuming that the 8 -bit input $A B C D E F G H$ is an unsigned binary number. Let $Q(A, B, C, D, E, F, G, H)$ be a Boolean function that returns 1 if $A B C D E F G H$ is a multiple of 17 (eg: $0,17,34,51$, etc.), or returns 0 otherwise.

Given a parallel adder, a magnitude comparator, a decoder, an encoder, and a demultiplexer, implement $Q$ using only ONE of these devices, without any additional logic gates. Your device should be the smallest possible (for example, if an 8-bit parallel adder is sufficient, you should not use a 16-bit parallel adder).
[4 marks]
5. (continue...)
(d) Implement the following four-variable function $R(A, B, C, D)$ using a single $4: 1$ multiplexer without any additional logic gates.

$$
R(A, B, C, D)=\Sigma m(0,2,3,4,6,7,12,14)
$$

(e) Study the following circuit which uses a half adder (HA), a $2 \times 4$ decoder with 1 -enable and active high outputs, three 4:1 multiplexers and three devices each with a 1-enable control (EN):

- A ( $\times 2$ )-device: it takes in two inputs $P$ and $Q$ and produces 3 -bit output with value $(P+Q) \times 2$.
- A (+2)-device: it takes in two inputs $P$ and $Q$ and produces 3 -bit output with value $P+Q+2$.
- A (+3)-device: it takes in two inputs $P$ and $Q$ and produces 3 -bit output with value $P+Q+3$.

For the three devices above, if a device is not enabled, its outputs are all zeroes.


Redesign the above circuit so that it can be implemented using the fewest logic gates. Write your expressions for $X, Y$ and $Z$. You do not need to draw your circuit. [6 marks]

## 6. [18 marks]

Given three integer arrays $A, B, C$, where arrays $B$ and $C$ each contains $n$ elements and array $A$ contains $2 n$ elements, a MIPS code is written to update the elements in $A$ with the elements in $B$ and $C$ as follows:

$$
\begin{array}{ll}
A[k]=\mathrm{A}[k]+B[k / 2] & \text { if } k \text { is even } \\
A[k]=A[k]+C[(k-1) / 2] & \text { if } k \text { is odd }
\end{array}
$$

For example, suppose $A=\{1,2,3,4, \ldots\}, B=\{101,102, \ldots\}$ and $C=\{201,202, \ldots\}$, then the final values in $A$ are $\{102,203,105,206, \ldots\}$.

The MIPS code fragment is shown below.


For parts (a), (b), (c): Given a two-way set associative data cache with 64 words in total, and each block containing 4 words with each word being 4 bytes long. LRU (least recently used) algorithm is used for replacement. Each integer occupies one word.

Assuming that the integer arrays $B$ and $C$ each contains $\mathbf{2}^{\mathbf{1 0}}$ elements. Arrays $A, B$ and $C$ are stored starting at memory addresses $\underline{0 \times 00000080} \underline{0 \times 00100000}$ and $\underline{0 \times 00108040}$ respectively.

The data cache is involved when memory is accessed (that is, when Iw and sw instructions are executed).
a. How many bits are there in the set index field? In the byte offset field?
[2 marks]
b. Which set is $A[0]$ mapped to? Which set is $B[60]$ mapped to? Which set is $C[1032]$ mapped to? You may write your answer in decimal or binary.
[3 marks]
c. What is the cache hit rate for array $A$ ? For array B? For array C? Write your answer as a fraction.

For parts (e), (f), (g): Given a direct-mapped instruction cache with 16 words in total and each block contains 4 instructions (words). The first instruction (add $\$ \mathrm{t0} 0$, $\mathbf{\$ s} \mathbf{0}, \mathbf{\$ 0}$ ) is at memory address 0x00FFFF18. Recall that the integer arrays $B$ and $C$ each contains $2^{10}$ elements.
d. How many misses are there in the $1^{\text {st }}$ iteration (Inst1 to Inst20 inclusive)? [2 marks]
e. How many misses are there in the $2^{\text {nd }}$ iteration (Inst6 to Inst20 inclusive)? [2 marks]
f. How many misses are there in the execution of the whole code?
[3 marks]
7. [14 marks]

Refer to the same MIPS code in the previous question:


We assume a 5 -stage MIPS pipeline system, and the first instruction (add $\mathbf{\$ t 0 , ~ \$ s 0 , ~}$ $\$ 0)$ begins at cycle 1.
a. The jump ( j ) instruction causes a control hazard. What is the minimum number of stall cycles that a jump instruction would incur and how can that be achieved? [2 marks]
b. Assuming without forwarding and branch decision is made at MEM stage (stage 4). No branch prediction is made and no delayed branching is used. How many cycles does the code from instructions 1 through 19 (leaving out the jump instruction) take? You need to count until the last stage of instruction 19.
[3 marks]
c. Assuming with forwarding and early branching, that is, the branch decision is made at ID stage (stage 2). No branch prediction is made and no delayed branching is used. How many cycles does the code from instructions 1 through 19 (leaving out the jump instruction) take? You need to count until the last stage of instruction 19. [3 marks]
d. Assuming with forwarding and early branching, that is, the branch decision is made at ID stage (stage 2). Branch prediction is used, where the branch is predicted not taken. How many cycles does the code from instructions 1 through 19 (leaving out the jump instruction) take? You need to count until the last stage of instruction 19.
e. Assuming with forwarding, how would you rearrange the instructions to reduce the number of stall cycles, and how many stall cycles is reduced as a result of this? You do not need to rewrite the full code. Just describe the changes or show the portion that is changed. Your changes should be as minimal as possible.
[3 marks]

## ~~~ END OF PAPER ~~~

(The next few pages contain the MIPS Reference Data sheet,
blank truth tables, K-maps and pipeline charts.)

## (1)



| CORE INSTRUCTION SET |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| NAME, MNEMON | NIC | FOR- <br> MAT | OPERATION (in Verilog) |  | $\begin{aligned} & \text { /FUNCT } \\ & \text { (Hex) } \end{aligned}$ |
| Add | add | R | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs}] \div \mathrm{R}[\mathrm{rr}]$ | (1) | $0 / 20{ }_{\text {hex }}$ |
| Add Immediate a | addi | I | $\mathrm{R}[\mathrm{rt}]=\mathrm{R}[\mathrm{rs}]+$ SignExtImm | $(1,2)$ |  |
| Add Imm. Unsigned | addiu | I | $\mathrm{R}[\mathrm{rt}]=\mathrm{R}[\mathrm{rs}]+$ SignExtlmm | (2) | $9_{\text {hex }}$ |
| Add Unsigned a | addu | R | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs}] \div \mathrm{R}[\mathrm{rt}]$ |  | $0 / 2$ |
| And | nd | R | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs}]$ \& $\mathrm{R}[\mathrm{rt}]$ |  | $0 / 24{ }_{\text {hex }}$ |
| And Immediate a | andi | I | $\mathrm{R}[\mathrm{rt}]=\mathrm{R}[\mathrm{rs}]$ \& ZeroExtImm | (3) | $\mathrm{c}_{\text {bex }}$ |
| Branch On Equal b | beq | I | $\begin{aligned} & \mathrm{if}(\mathrm{R}[\mathrm{rs}]=\mathrm{R}[\mathrm{rt}]) \\ & \mathrm{PC}=\mathrm{PC}+4 \div \mathrm{Branch} A \mathrm{ddr} \end{aligned}$ | (4) | $4_{\text {hex }}$ |
| Branch On Not Equal bne |  | I | $\begin{aligned} & \mathrm{if}(\mathrm{R}[\mathrm{rc}]!=\mathrm{R}[\mathrm{rt]}) \\ & \mathrm{PC}=\mathrm{PC}+4 \div \mathrm{Branch} \mathrm{Addr} \end{aligned}$ | (4) | $5_{\text {hex }}$ |
| Jump j | j | J | $\mathrm{PC}=\mathrm{JumpAddr}$ | (5) | $2_{\text {hex }}$ |
| Jump And Link j | jal | J | $\mathrm{R}[31]=\mathrm{PC}+8 ; \mathrm{PC}=\mathrm{Jump}$ Addr | (5) | 3 h |
| Jump Register j | jr | R | $\mathrm{PC}=\mathrm{R}[\mathrm{rs}]$ |  | $0 / 08{ }_{\text {hex }}$ |
| Load Byte Unsigned | lbu | I | $\begin{aligned} \mathrm{R}[\mathrm{rt}]= & \left\{22^{\prime} \mathrm{b} 0, \mathrm{M}[\mathrm{R}[\mathrm{rs}]\right. \\ & \div \operatorname{SignExtImm}](7: 0)\} \end{aligned}$ | (2) | $24_{\text {bex }}$ |
| Load Halfword Unsigned | Ihu | I | $\begin{aligned} \mathrm{R}[\mathrm{rt]}] & \left\{1 G^{\prime} \mathrm{h} 0, \mathrm{M}[\mathrm{R}[\mathrm{rs}]\right. \\ & \div \operatorname{SignExtImm}](15: 0)\} \end{aligned}$ | (2) | ${ }^{25} 5_{\text {hex }}$ |
| Load Linked 1 | 11 | I | $\mathrm{R}[\mathrm{rt}]=\mathrm{M}[\mathrm{R}[\mathrm{rs}]+$ SignExtImm$]$ | $(2,7)$ | $30_{\text {b }}$ |
| Load Upper Imm. 1 | lui | I | $\mathrm{R}[\mathrm{rt}]=\{\mathrm{imm}, 16 \mathrm{~b} 0\}$ |  | $\mathrm{f}_{\text {hex }}$ |
| Load Word | 1 l | I | $\mathrm{R}[\mathrm{rt}]=\mathrm{M}[\mathrm{R}[\mathrm{rs}]+$ SignExtImm$]$ | (2) | $23_{\text {b }}$ |
| Nor n | nor | R | $\mathrm{R}[\mathrm{rd}]=-(\mathrm{R}[\mathrm{rs}] \mid \mathrm{R}[\mathrm{rt}])$ |  | $0 / 27_{\text {hex }}$ |
| Or | or |  | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs}] \mid \mathrm{R}[\mathrm{rr}]$ |  | $0 / 25{ }_{\text {hex }}$ |
| Or Immediate | ori | I | $\mathrm{R}[\mathrm{rt}]=\mathrm{R}[\mathrm{rs}] \mid$ ZeroExtImm | (3) | $\mathrm{d}_{\mathrm{h}}$ |
| Set Less Than | slt | R | $\mathrm{R}[\mathrm{rd}]=(\mathrm{R}[\mathrm{rs}]<\mathrm{R}[\mathrm{rt}])$ ? $1: 0$ |  | $0 / 2 \mathrm{a}_{\text {hex }}$ |
| Set Less Than Imm. = | slti | I | $\mathrm{R}[\mathrm{rt]}]=(\mathrm{R}[\mathrm{rs}]<$ SignExtImm$)$ ? | 0 (2) | $\mathrm{t}_{\text {hex }}$ |
| Set Less Than Imm. Unsigned | sltiu | I | $\begin{gathered} \mathrm{R}[\mathrm{rt}]=(\mathrm{R}[\mathrm{rs}]<\text { SignExtImm }) \\ ? 1: 0 \end{gathered}$ | $(2,6)$ | $\mathrm{b}_{\text {hex }}$ |
| Set Less Than Unsig. | 1tu | R | $\mathrm{R}[\mathrm{rd}]=(\mathrm{R}[\mathrm{rs}]<\mathrm{R}[\mathrm{rf}])$ ? $1: 0$ | (6) | $/ 2 \mathrm{~b}_{\text {hicx }}$ |
| Shift Left Logical | $=11$ | R | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rt}] \ll$ shamt |  | $0 / 00_{\text {hex }}$ |
| Shift Right Logical | $5 \times 1$ | R | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rt}] \ggg$ shamt |  | $0 / 03_{\text {hex }}$ |
| Store Byte $=$ | sb |  | $\begin{array}{r} M[\mathrm{R}[\mathrm{rs}]+\mathrm{SignExtImm}](7: 0)= \\ \mathrm{R}[\mathrm{rt}](7: 0) \end{array}$ | (2) | 28 b |
| Store Conditional $=$ | $s$ | 1 | $\begin{array}{r} \mathrm{M}[\mathrm{R}[\mathrm{rr}]+\mathrm{SignExImm}]=\mathrm{R}[\mathrm{rt}] \\ \mathrm{R}[\mathrm{rt}]=(\text { atont } \mathrm{c}) ? \mathrm{l}: 0 \end{array}$ | $(2,7)$ | 38 br |
| Store Halfword s | sh | I | $\begin{array}{r} \mathrm{M}[\mathrm{R}[\mathrm{rs}]+\text { SignExImm }](15: 0)= \\ \mathrm{R}[\mathrm{rt}](15: 0) \end{array}$ | (2) | ${ }^{29}$ b |
| Store Word $=$ | sw | I | $\mathrm{M}[\mathrm{R}[\mathrm{rs}]+$ SignExtImm $]=\mathrm{R}[\mathrm{rt}]$ | (2) | 2 b b |
| Subtract $=$ | sub | R | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs}]-\mathrm{R}[\mathrm{rt}]$ | (1) | 0/22 hex |
| Subtract Unsigned $=$ | (2) SignExtImm $=\{16\{$ immediate $[15]\}$, immediate $\}$ <br> (3) ZeroExtImm $=\left\{16\left\{1 \mathrm{~b}^{\prime} 0\right\}\right.$, immediate $\}$ <br> (4) BranchAddr $=\{14\{$ immediate[15] $\}$, immediate, 2 'b0 $\}$ <br> (5) JumpAddr $=\left\{P C+4[31: 28]\right.$, address, $\left.2^{\prime} 160\right\}$ <br> (G) Operands considered unsigned numbers (vs. 2 's comp.) |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |

## BASIC INSTRUCTION FORMATS



## ARITHMETIC CORE INSTRUCTION SET

OPCODE /FMT/FT


## FLOATING-POINT INSTRUCTION FORMATS



PSEUDOINSTRUCTION SET

| NAME | MNEMONIC | OPERATION |
| :---: | :---: | :---: |
| Branch Less Than | blt i | $\mathrm{if}(\mathrm{R}[\mathrm{rs}] \times \mathrm{R}[\mathrm{rt}]) \mathrm{PC}=$ Label |
| Branch Greater Than | bgt | if( $\mathrm{R}[\mathrm{rs}]>\mathrm{R}[\mathrm{rt}]) \mathrm{PC}=$ Label |
| Branch Less Than or Equal | ble i | if( $\mathrm{R}[\mathrm{rs}]<=\mathrm{R}[\mathrm{rt}]) \mathrm{PC}=$ Label |
| Branch Greater Than or Equal | bge | $\mathrm{if}(\mathrm{R}[\mathrm{rs}]>=\mathrm{R}[\mathrm{rt}]) \mathrm{PC}=$ Label |
| Load Immediate | 1 i | $\mathrm{R}[\mathrm{rd}]=$ immediate |
| Move | nove | $\mathrm{R}[\mathrm{rd}]=\mathrm{R}[\mathrm{rs}]$ |

REGISTER NAME, NUMBER, USE, CALL CONVENTION

| NAME | NUMBER | USE | PRESERVEDACROSS <br> A CALL? |
| :---: | :---: | :---: | :---: |
| \$zero | 0 | The Constant Value 0 | N.A. |
| \$at | 1 | Assembler Temporary | No |
| Sv0-Svl | 2-3 | Values for Function Results and Expression Evaluation | No |
| Salu-\$ ${ }^{\text {a }}$ | 4-7 | Arguments | No |
| St0-\$67 | 8-15 | Temporaries | No |
| Ss0-\$s7 | 16-23 | Saved Temporaries | Yes |
| St8-\$19 | 24-25 | Temporarics | No |
| Sk0-\$k! | 26-27 | Reserved for OS Kemel | No |
| Sgp | 28 | Global Pointer | Yes |
| Ssp | 29 | Stack Pointer | Yes |
| Sfp | 30 | Frame Pointer | Ycs |
| Sra | 31 | Return Address | No |

Copyright 2009 by Elsevier, Ine., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 4th ed.
(This page is for your rough work.)

(This page is for your rough work.)

| Cycle | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 1 0 | 1 1 | 1 | 1 3 | 1 | 1 5 | 1 | $\begin{array}{\|l\|} \hline 1 \\ 7 \end{array}$ | 1 | 1 <br> 9 | 2 0 | 2 1 | 2 | 2 3 | 2 4 | 2 | 2 | 2 | 2 8 | 2 <br> 9 | 3 <br> 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { I1 } \\ \text { add } \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{gathered} 12 \\ \text { add } \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{gathered} 13 \\ \text { add } \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{gathered} \hline 14 \\ \text { add } \\ \hline \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{gathered} \hline 15 \\ \text { add } \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{r} 16 \\ \text { sit } \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{gathered} \hline 17 \\ \text { beq } \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 18 \\ & \mathrm{Iw} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { I9 } \\ & \text { Iw } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{I} 10 \\ & \text { add } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { I11 } \\ & \text { sw } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


(This page is for your rough work.)

| Cycle | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | $\begin{array}{\|l\|} \hline 1 \\ 0 \end{array}$ | $\begin{array}{\|l\|} \hline 1 \\ 1 \end{array}$ | $\begin{array}{l\|} \hline 1 \\ 2 \end{array}$ | $\begin{aligned} & 1 \\ & 3 \end{aligned}$ | $\begin{array}{\|l\|} \hline 1 \\ 4 \end{array}$ | $\begin{array}{\|l\|} \hline 1 \\ 5 \end{array}$ | $\begin{aligned} & \hline 1 \\ & 6 \end{aligned}$ | $\begin{array}{l\|} \hline 1 \\ 7 \end{array}$ | 1 <br> 8 | $\begin{aligned} & 1 \\ & 9 \end{aligned}$ | 2 0 | 2 <br> 1 | 2 2 | 2 3 | 2 <br> 4 | 2 <br> 5 | 2 | 2 7 | 2 8 | 2 9 | 3 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I1 add |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{gathered} 12 \\ \text { add } \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{gathered} 13 \\ \text { add } \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{gathered} 14 \\ \text { add } \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{gathered} \text { I5 } \\ \text { add } \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { I6 } \\ & \text { sit } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{gathered} 17 \\ \text { beq } \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 18 \\ & \text { Iw } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \hline 19 \\ & \mathrm{lw} \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \hline \text { I10 } \\ & \text { add } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{array}{r} \hline \mathrm{I} 11 \\ \mathrm{sw} \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{I} 12 \\ & \mathrm{Iw} \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \hline \mathrm{I} 13 \\ & \mathrm{Iw} \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \hline 114 \\ & \text { add } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { I15 } \\ & \text { sw } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { I16 } \\ & \text { addi } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { I17 } \\ & \text { addi } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| I18 <br> addi <br> 119 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| I19 addi |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

(This page is for your rough work.)

|  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |


|  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

(This page is intentionally left blank.)
(This page is intentionally left blank.)

