Performance Validation of SW
CS 4271 Lectures 8, 9

Abhik Roychoudhury
National University of Singapore

http://www.comp.nus.edu.sg/~abhik/

Timing in Embedded Systems

Task **Scheduling**

Task1   k2   Co-proc.   Task4

Communication scheduling

event stream

Communication network

Su Task5 em   Su Task3 em   I/O

Complex Processors
Cache, Pipeline

Complex Interaction
With environment

Many possible inputs
- Complex application programs

Difficult to analyze & debug!

Example Set-up

system-level view of a video encoder in a video phone

raw video stream

MPEG-2 encoder

media processor + μ-architecture

on-chip buffer

video capture

encoded video stream

network

video decoding and playout at the receiver at a specified frame-rate

minimum buffer size required?

Need to look inside the different processing tasks, and analyze their timing!

Time is abstracted!

- Our programming languages do not mention time
  - C, Java, C#, C++
- Even an instruction takes variable time
  - Hit/miss in instruction cache
  - Hit/miss in data cache
  - Pipeline stalls
    - Data hazard
    - Resource contention
  - Branch prediction …

- Need timing analysis of programs!

Timing analysis of programs

- Estimating uninterrupted software execution time on a given hardware (processor).
- A building block for more complicated performance analysis.
  - Communicating multi-processor execution.
- Helps estimate performance of a design point.
  - Serves as a sub-routine for Design Space Exploration.

Timing analysis of programs

- Schedulability analysis of Hard Real-time systems.
  - Such analysis assumes knowledge of WCET of each task being scheduled.
    - WCET stands for Worst-case Execution Time
  - Rate Monotonic scheduling with tasks $T_1, \ldots, T_n$
    - Computation times $C_1, \ldots, C_n$
    - Period = deadline $D_1, \ldots, D_n$
    - Here $C_1, \ldots, C_n$ are the WCET (not average execution times of the programs)

Organization

- Software timing analysis
  - WCET analysis
- System level analysis
  - Schedulability analysis
- Design issues to improve timing predictability
  - Scratchpad memories

Copyright (c) 2009, Abhik Roychoudhury

WCET

- Worst Case Execution Time (WCET) of a program for a given hardware platform.
  - Sequential Terminating Programs.
  - Gets input, computes, produces output.
- Many inputs are possible.
  - Leads to different execution times.
- WCET : An upper bound on the execution time for all possible inputs.

Copyright (c) 2009, Abhik Roychoudhury

Why need analysis?

- To find WCET of a program, execute it for all possible inputs.
  - WCET by measurement.
  - Exponentially many possible inputs in terms of input size.
    - Insertion sort program
  - Similar problems will be encountered for WCET Analysis via platform simulation.
- Need access to platforms/simulators also!
 - Go for static analysis.

Copyright (c) 2009, Abhik Roychoudhury

WCET by measurement?

- What about single path programs such as matrix multiplication ?
  - Execution path is independent of input data.
  - Still execution time can be variable.
    - Latency of floating point operation (e.g., multiplication) depends on the input data.
  - Not possible to try it on all possible platforms and then choose one.
    - Often trying to decide the platform as well.

Copyright (c) 2009, Abhik Roychoudhury

Why Platform-aware Analysis?

Distribution of execution times across inputs in a quicksort program on a simple and complex processor

Copyright (c) 2009, Abhik Roychoudhury

WCET Analysis

- Employ static analysis to compute an upper bound on actual WCET (**Estimated WCET**)
- Run program on selected inputs get a lower bound on actual WCET (**Observed WCET**)

Estimated WCET ≥ Actual WCET ≥ Observed WCET

Copyright (c) 2009, Abhik Roychoudhury

BCET and WCET

Distribution of Execution Time (y-axis)

Over-estimation

Estimated BCET | Actual BCET | Observed BCET | Actual | Observed WCET | Actual WCET | Estimated WCET

Execution Time

WCET Analysis

- Program path analysis
  - All paths in **control flow graph** are not feasible.
- Micro-architectural modeling
  - Dynamically variable instruction execution time.
    - Cache, Pipeline, Branch Prediction
    - Out-of-order Pipelines

Estimated

Actual

Observed

Clarification: Control flow graph

- x = 1; y = 0; z = 0;
- while (x < 10){
-     if (x > 5)
-             y = y + x;
-     else   z = z + x;
-         x = x + 1;
- }
- printf(….);

x =1; y = 0; z = 0;
x < 10
x > 5
y = y +x
z = z + x
x = x +1
printf(…)

Nodes of the graph, basic blocks, are maximal code fragments executed without control transfer. The edges denote control transfer.

Exercise: CFG

- procedure Check_data()
- {   int i = 0, morecheck = 1, wrongone = -1, datasize = 10;
- L: while (morecheck)
- LB: {
-             if (data[i] < 0)
- A: { wrongone = i;   morecheck = 0; }
-            else
- B: if (++i >= datasize) morecheck = 0;
-          }
-          if (wrongone >= 0)
- C: { handle_exception(wrongone); return 0; }
- C':   else return i;
- }

Exercise on CFG

- Construct the CFG of the procedure given in the previous slide.

- How to construct an inter-procedural CFG for a program with many procedures?

```
main(){        f1(){          f2(){
…                 …                …
  f1();             f2();           f2();
  f2();             …                …
…                 }                }
}
```

Why all paths may not be feasible?

- if (x > 0{
-     y = 1;
- else
-     y = 2;
- }
- if (x > 1){
-     z = 10;
- else
-     z = 20;
- }
- …

x >0
y = 1
y = 2
x >1
z = 10
z = 20
…

Restrictions of analysis – (1)

- Static analysis need not be on source program.
  - We can perform static analysis on assembly code of a given program.
  - The analysis is only for time taken, and not for the memory locations / values accessed.
  - No restriction on program data structures used for WCET analysis.
  - What about control flow ?

Copyright (c) 2009, Abhik Roychoudhury

Restrictions of analysis – (2)

- Restrictions on control flow
  - 1. No unbounded loops
    - Common sense.
      - □ Otherwise how to guarantee time?
  - 2. No unbounded recursion
    - Similar issue.
  - 3. No dynamic function calls
    - Need to statically know the functions called, and the possible call sites of these functions.

Copyright (c) 2009, Abhik Roychoudhury

Organization of WCET Analysis

- What is Timing Analysis ?
- An Early solution -- Timing Schema.
- Modeling Program Flows.
  - Primarily Control flow.
- Modeling timing effects of Micro-architecture.
  - Cache, pipeline.

Copyright (c) 2009, Abhik Roychoudhury

## Timing Schema

- One of the first works on WCET analysis.
- Basically, perform control flow analysis to find the "longest" program path.
- The notion of "longest" is weighted
  - Take into account the cost of executing individual program elements.
  - Timing schema is a simple way of composing these costs.

- Does not work on Control Flow Graphs
  - Works on Abstract Syntax Tree

Copyright (c) 2009, Abhik Roychoudhury

Example

```
sum = 0;
for (i=0; i< 10; i++){
    if (i % 2 == 0)
        sum += i;
    if (sum < 0)
        break;
}
return sum;
```


Copyright (c) 2009, Abhik Roychoudhury

AST and CFG

- Hierarchy
  - AST shows the different scopes at different levels
  - CFG has no hierarchy.
- Loops
  - AST is tree, free from cycles
  - Any loop in the program is a cycle in the CFG.

Copyright 2009 by Abhik Roychoudhury

AST and CFG

sum =0; i =0;

i < 10
Y | N

i %2==0
Y | N

sum+=i

sum<0
Y | N

break

i++

return sum

SEQUENCE

sum = 0; i = 0 | FOR | return sum

i < 10 | SEQUENCE | i++

IF | IF

i%2==0 | sum<0

sum+=i | break

25 Copyright 2009 by Abhik Roychoudhury

Timing schema – (works on AST)

- $Time(S1;S2) = Time(S1) + Time(S2)$
- $Time(if\ B\ \{S1\}\ else\ \{S2\})$
  - $= Time(B) + max(\ Time(S1), Time(S2)\ )$
- $Time(\ while\ B\ \{S1\}\ )$
  - $= (n+1) * Time(B) + n * Time(S1)$
  - n is the loop bound.

- $Time(\ for(Init;\ B;\ Incr.)\{\ S\ \}\ )$
  - $= Time(Init) + (n+1)*Time(B) + n*Time(S) + n*Time(Incr.)$
- $Time(\ if\ (B)\ \{\ S\}\ ) = Time(B) + Time(S)$

26 Copyright (c) 2009, Abhik Roychoudhury

Timing schema

Time(for-loop)
= Time(i= 0) +
  11 * Time(i < 10) +
  10 * 4 + 10 * Time(i++)
= 1 + 11 + 10*4 + 10*1
= 62 time units

Assumption:
Each assignment/condition
takes 1 time unit
(not realistic in practice).

SEQUENCE

sum = 0; i = 0 | FOR | return sum

i < 10 | SEQUENCE **4** | i++

(1 + 1) = 2 | IF | IF | (1 + 1) = 2

i%2==0 | sum<0

sum+=i | break

27 Copyright (c) 2009, Abhik Roychoudhury

Problems with Timing Schema

- Language Level:
  - Just a control flow analysis.
  - Insensitive to knowledge of infeasible paths.
- Compiler level:
  - How to integrate effect of compiler opt?
    - Easy to handle – schema on optimized code.
- Architecture level:
  - Instructions take constant time – Not true.
  - Cache hits, pipelining and other performance enhancing features.

28 Copyright (c) 2009, Abhik Roychoudhury

The issue with Infeasible Paths

SEQ | $T = T5 + T6$

T6 | i = 0 | WHILE | $T5 = (n+1)*T4 + n*T3$

What if T1 > T2
and

T4 | B | IF | $T3 = T0 + max(T1,T2)$

S1 is executed
only in the first
loop iteration?

T0 | B1 | T1 S1 | T2 S2

29 Copyright (c) 2009, Abhik Roychoudhury

Infeasible paths

- Infeasible sequence of statements in general
- if (J== 0) {
-     K = 1   ⟸   **Cannot be executed**
                          together
- } else {
-     K = 10
- }   **Such infeasible paths**
                          should not be a witness
- if (K < 5){   **to our WCET estimate.**
-     J++;
- } else {   ⟸
-     J--;
- }

30 Copyright (c) 2009, Abhik Roychoudhury

Infeasible Path handling in Timing Schema

- if (J== 0) {
-     K = 1
- } else {
-   K = 10; …
- }
- if (K < 5){
-     J++;…
- } else {
-   J--;
- }

SEQUENCE → ITE, ITE

J== 0 | K=1 | K=10; … | K <5 | J++ | J--

How will timing schema work on this example?

31   Copyright 2009 by Abhik Roychoudhury

Working of timing schema

Time(first-if-statement)
= 1 + max(1,5) = 6

Time(second-if-statement)
= 1 + max(5,1) = 6

Estimated worst case time = 6 + 6 = 12

Actual worst-case time = 2 + 6 = 8

Why?

Where is the overestimate from?

SEQUENCE → ITE, ITE

J== 0 | K=1 | K=10; … | K <5 | J++; … | J--;

32   Copyright 2009 by Abhik Roychoudhury

Control flow graph (CFG)

J == 0 ?? → Y: K = 1, N: K = 10 → K < 5 ?? → Y: J++, N: J --

33   Copyright (c) 2009,Abhik Roychoudhury

Infeasible path in CFG

J == 0 ?? → Y: K = 1, N: K = 10 → K < 5 ?? → Y: J++, N: J --

34   Copyright (c) 2009,Abhik Roychoudhury   34

Modeling of control flow

- Path-based
  - Enumerate paths and find longest path
    - Expensive !
    - Need to remove longest path if it is infeasible.
- Tree-based
  - Bottom-up pass of Syntax Tree
    - Timing Schema
  - Difficult to integrate infeasible path info
- Integer Linear Programming
  - Can take into account certain infeasible path information if available.
  - Efficient solvers available e.g. CPLEX
    - Forms the back-end of most state-of-the-art timing analyzers.

35   Copyright (c) 2009,Abhik Roychoudhury

Integer Linear Programming

- ILP: Integer Linear Programming
  - Variables and linear constraints on them.
  - Cost function (linear) to optimize.

```
f = 3x + 5y + z
0 <= x, y, z <= 100
x + y + z = 200
x + 2y <= 160
```

Optimal: f = 520; x = 40; y = 60; z = 100
Non-Optimal: f = 480; x = 80; y = 30; z = 90

36   Copyright 2009 by Abhik Roychoudhury

Slide 37

ILP Modeling

e1   e2

Basic Blk   x

e3   e4

$x = e1 + e2$
$= e3 + e4$

We are dealing with aggregated execution counts of nodes/edges of CFG.

37   Copyright (c) 2009, Abhik Roychoudhury

Slide 38

1 sum = 0; i = 0

2 i < 10

3 i % 2 == 0

4 sum += i

5 sum<0

6 i++   8 break

7 return sum

```
sum = 0;
for (i=0; i< 10; i++){
    if (i % 2 == 0)
        sum += i;
    if (sum < 0)
        break;
}
return sum;
```

38   Copyright (c) 2009, Abhik Roychoudhury

Slide 39

Maximize
Time =
$c_1 N_1 + c_2 N_2 + c_3 N_3 + c_4 N_4 + c_5 N_5 + c_6 N_6 + c_7 N_7 + c_8 N_8$

$1 = N_1 = E_{1,2}$
$E_{6,2} + E_{1,2} = N_2 = E_{2,3} + E_{2,7}$
$E_{2,3} = N_3 = E_{3,4} + E_{3,5}$
$E_{3,4} = N_4 = E_{4,5}$
$E_{3,5} + E_{4,5} = N_5 = E_{5,6} + E_{5,8}$
$E_{5,6} = N_6 = E_{6,7}$
$E_{5,8} = N_8 = E_{8,7}$
$E_{8,7} + E_{2,7} = N_7 = 1$

$E_{6,2} \leq 10$

1 sum = 0; i = 0
2 i < 10
3 i % 2 == 0
4 sum += i
5 sum<0
6 i++   8 break
7 return sum

39   Copyright (c) 2009, Abhik Roychoudhury

Slide 40

Infeasible path

- The break statement is executed at most once.
  - $N_8 \leq 1$

1 sum = 0; i = 0
2 i < 10
3 i % 2 == 0
4 sum += i
5 sum<0
6 i++   8 break
7 return sum

40   Copyright (c) 2009, Abhik Roychoudhury

Slide 41

Blocks 3 and 6 are never executed in same loop iteration

$N_3 + N_6 \leq$ **loopbound**

Edges (2,3) and (5,6) are not executed together.

$E_{2,3} = E_{5,7}$

```
while(...){
    if ( i > 0 ){
        j = i;
    } else{
        j = 1-i;
    }
    if (j < 0){
        k = i;
    } else{
        k = j;
    }
    i = i+1;
}
```

1 ...
2 i > 0
3 j = i   4 j=1-i
5 j < 0
6 k = i   7 k = j
8 i =i+1

41   Copyright (c) 2009, Abhik Roychoudhury

Slide 42

How to express this inf. path constraint?

J == 0 ??
Y   N

K = 1   K = 10

K < 5 ??
Y   N

J++   J --

42   Copyright 2009 by Abhik Roychoudhury

Exercise: What are the infeasible paths?

- procedure Check_data()
- {   int i = 0, morecheck = 1, wrongone = -1, datasize = 10;
-        while (morecheck)
-        {
-            if (data[i] < 0)
-               { wrongone = i;   morecheck = 0; }
-            else
-               if (++i >= datasize) morecheck = 0;
-        }
-        if (wrongone >= 0)
-            { handle_exception(wrongone); return 0; }
-        else return i;
- }

Copyright 2009 by Abhik Roychoudhury

Organization

- What is Timing Analysis ?
- An Early solution – Timing schema
- Modeling Program Flows.
  - Primarily Control flow.
- Modeling timing effects of Micro-architecture.
  - Cache, pipeline.

Copyright (c) 2009, Abhik Roychoudhury

The two phases

- WCET analysis involves
  - Program path analysis – ILP
  - Micro-architectural modeling.
- How do the two analyses interact?
  - Time = $c_1*N_1 + c_2*N_2 + c_3*N_3 + \ldots$
  - $c_1, c_2, \ldots$: exec time of basic blocks 1,2, …
  - $N_1, N_2, \ldots$: exec count of basic blocks 1,2, …
  - $c_1, c_2, \ldots$ are estimated by μ-arch. modeling
  - $N_1, N_2, \ldots$ are fixed by control flow analysis via Integer Linear Programming (ILP).

Copyright (c) 2009, Abhik Roychoudhury

Instruction Cache Modeling

- One concrete hardware data structure.
- With no hardware modeling, all instructions should be taken as misses.
- Instead we can categorize some instructions as "always hit"
  - Coarse modeling.
  - For certain instructions, even the "worst case" may not be a miss !

Copyright (c) 2009, Abhik Roychoudhury

Categorization

- … of instructions
- AH (always hit)
- AM (always miss)
- PS (Persistent: second and all further executions are guaranteed to produce a hit)
  - Effect of cold misses
- NC (not AH, AM, PS)

Copyright (c) 2009, Abhik Roychoudhury

Cache - basics

- Redundant storage to reduce memory access time.
- Many memory blocks map to a single cache line
- F: Memory Block → Cache lines
  - Given a memory block m, F(m) returns the set of cache lines it can map to.
  - If F(m) is always a singleton set, then we have a direct mapped cache.
  - If |F(m)| is n, we have n-way set associative cache.
  - If F(m) = Set of all cache lines, then we have a fully associative cache (any memory block can map to any cache line).

Copyright (c) 2009, Abhik Roychoudhury

Cache - basics

- Fully associative with LRU policy.
- Cache lines = $L_1, L_2, \ldots, L_n$
  - L_1 is the youngest line
  - L_n is the oldest line
  - Do not refer to physical cache lines
- Memory blocks = $S_1, \ldots, S_m$
  - Any block S_i can map to any cache line L_j during program execution

49 Copyright (c) 2009, Abhik Roychoudhury

Concrete cache update

z		s →	s	youngest
y			z	
x			y	
t			x	oldest

s is not in cache **Removed from cache**

50 Copyright (c) 2009, Abhik Roychoudhury

Concrete cache update

z	s →	s	youngest
s		z	
x		x	
t		t	oldest

s is in cache

51 Copyright (c) 2009, Abhik Roychoudhury

Abstract cache state

- In the concrete cache state c, if a block is in cache line x, its age is x
  - Cache line 1 is youngest.
- In the abstract cache state c', each line x contains a set of memory blocks
  - $B \in c'(L_x)$ at a program point p means …
  - When control reaches p, B may (must) be in cache with min (max) age = x
  - Direction of approximation in abstraction.

52 Copyright (c) 2009, Abhik Roychoudhury

May analysis

{a}		{c}	youngest
{c,f}		{e}	
{}		{a}	
{d}		{d}	oldest

{a,c}
{e,f}
{}
{d}

1. In cache in some path.
2. If so, take min. age

53 Copyright (c) 2009, Abhik Roychoudhury

Must analysis

{a}		{c}	youngest
{}		{e}	
{c,f}		{a}	
{d}		{d}	oldest

{}
{}
{a,c}
{d}

1. In cache in both paths
2. If yes, take max age.

54 Copyright (c) 2009, Abhik Roychoudhury

Persistence analysis

| {e} |
| {b} |
| {c} |
| {d} |
| {a} |

{c}	youngest
{e,f}	
{a}	
{d}	oldest
{b}	

| {} |
| {e,f} |
| {c} |
| {d} |
| {a,b} |

1. In cache in any path
2. If yes, take max age.

How to use such analyses?

- Let I be an instruction at control loc. CL
- Let M be the memory block containing I.
  - Consider cache state at CL obtained via "must analysis".
    - If M is in some cache line within this abstract cache state, then I is Always Hit.
  - For cache state at CL obtained via "may analysis"
    - If M is not in any cache line within this abstract cache state, then I is Always Miss.
  - For abstract cache state at CL obtained from persistence analysis
    - If M is not in the evicted line, then I is Persistent.

Use of may-must analyses

- Let hit_time = t1, miss_time = t2
- Number of accesses of I == #I (ILP variable)
  - I is AH
    - #I * t1 = contribution of I to WCET
  - I is AM
    - #I * t2 = contribution of I to WCET
  - I is PS
    - (#I -1)*t1 + t2 = contribution of I to WCET
- Formulation is still linear, solve via ILP.

Improving precision

- If we can bound the number of misses of instr. I (via constraints)
  - No need to reduce exec. Time of I to constant
  - Contribution of I to WCET
    - #miss(I)*t2 + (#I – #miss(I))*t1
  - Need constraints to bound #miss(I)
  - How to develop such constraints ?
  - **ILP, Expensive !!**
    - See cache conflict graph approach in textbook
      - Pages 147 – 149.

Micro-arch. modeling so far

- **Modeling timing effects of I-cache**
  - Abstract Interpretation to categorize instr
  - ILP based modeling is more expensive.
- **I-cache does not have timing anomalies**
  - Can assume all accesses are misses.
  - Very pessimistic, but estimate still safe !
- For certain processors, even this is not true !
  - Adding worst-case of each instruction may produce an estimate lower than the global worst-case !

Pipelined execution

Divide the execution of an instruction into stages

Instruction I+1 can proceed before I completes

Increased throughput, lower overall execution time

SIMPLIFIED VIEW !!

	IF	ID	EX	WB	CM
0	I	ID			
1	I+1	I	EX		
2	I+2	I+1	I	WB	
3	I+3	I+2	I+1	I	CM
4	I+4	I+3	I+2	I+1	I

Out-of-order pipeline

Mem => I-buffer
(inorder)

IBUF => ROB (in-order)

ROB => FU (out-of-order), (Instr still in ROB)

FU => ROB (out-of-order) (forward data)
Update register file, free ROB entry (in-order)

IF
ID
EX
WB
CM

I+1
I IBUF

tail   head
I-1   I-4
ROB
I-2   I-3

GPR
FPR

ALU
MULT
FPU

O-o-o execution (1)

#	Ready Cycle	Instruction
A	0	mult r3 r1 r2
B	1	add r3 r3 8
C	2	and r3 r3 0xff
D	3	addu r5 r4 8
E	4	mult r5 r5 r6

Instruction sequence

MULTU 1 ~ 4 cycles
ALU   1   cycle
Latencies

Partial order of dependences

A → B → C   D → E

0 1 2 3 4 5 6 7 8 9 10

MULTU   A   E
ALU   D B C

Instruction A executes 4 cycles

O-o-O execution (2)

#	Ready Cycle	Instruction
A	0	mult r3 r1 r2
B	1	add r3 r3 8
C	2	and r3 r3 0xff
D	3	addu r5 r4 8
E	4	mult r5 r5 r6

Instruction sequence

MULTU 1 ~ 4 cycles
ALU   1   cycle
Latencies

0 1 2 3 4 5 6 7 8 9 10
MULTU   A   E
ALU   B C D

Instruction A executes 3 cycles

A → B → C   D → E

Difficulty in modeling

#	Ready Cycle	Instruction
A	0	mult r3 r1 r2
B	1	add r3 r3 8
C	2	and r3 r3 0xff
D	3	addu r5 r4 8
E	4	mult r5 r5 r6

Instruction sequence

MULTU 1 ~ 4 cycles
ALU   1   cycle
Latencies

0 1 2 3 4 5 6 7 8 9 10
MULTU   A   E
ALU   B C D

Instruction A executes 3 cycles

0 1 2 3 4 5 6 7 8 9 10
MULTU   A   E
ALU   D B C

Instruction A executes 4 cycles

Timing Anomaly

- Overall WCET of an instruction sequence cannot be obtained from WCET of each instruction
- Need to consider all possible execution times of each instruction to safely estimate WCET !
  - Expensive enumeration
- Very different from cache modeling
  - Worst-case cache behavior of an instruction sequence can be safely estimated by considering all cache accesses as misses

Summing up …

- WCET Analysis
  - Program flow modeling (typically by ILP)
    - Combine reasoning about timing of program fragments.
    - Exploiting Infeasible path information.
    - Difficult to use model checking for this purpose.
  - Micro-architectural modeling (customized analysis)
    - Exec. time of each instruction is not constant.
    - Worst-case not found by adding up worst-cases of code fragments – non compositional.
      □ Efficient analysis developed to overcome this (not discussed).

## Chronos Tool for WCET analysis

67　Copyright (c) 2009, Abhik Roychoudhury

Chronos – views of program

68　Copyright (c) 2009, Abhik Roychoudhury

Set loop bounds

Constraints specified by user at source code level.
**These are automatically translated to node counts of assembly level control flow graph.**

69　Copyright (c) 2009, Abhik Roychoudhury

Flexible micro-arch modeling

70　Copyright (c) 2009, Abhik Roychoudhury

WCET Estimation

71　Copyright (c) 2009, Abhik Roychoudhury

Simulation vs Estimation

Simulation produces Observed WCET.

Estimation produces Estimated WCET

Observed WCET ≤ Actual WCET ≤ Estimated WCET

72　Copyright (c) 2009, Abhik Roychoudhury