









Organization

- Software timing analysis
- WCET analysis

> 7

> 9

- System level analysis
- Schedulability analysis
- Design issues to improve timing predictability
 Scratchpad memories





Copyright (c) 2009, Abhik Roychoudhury

Copyright (c) 2009, Abhik Roychoudhury



















Restrictions of analysis – (1)

- Static analysis need not be on source program.
 - We can perform static analysis on assembly code of a given program.
 - The analysis is only for time taken, and not for the memory locations / values accessed.
 - No restriction on program data structures used for WCET analysis.

Copyright (c) 2009, Abhik Roychoudhury

• What about control flow ?

> 19





















































Cache - basics

- Redundant storage to reduce memory access time.
- Many memory blocks map to a single cache line
- F: Memory Block → Cache lines
- Given a memory block m, F(m) returns the set of cache lines it can map to.
- ${\mbox{\ \ }}$ If F(m) is always a singleton set, then we have a direct mapped cache.
- If |F(m)| is n, we have n-way set associative cache.
- If F(m) = Set of all cache lines, then we have a fully associative cache (any memory block can map to any cache line).

> 48

Copyright (c) 2009, Abhik Roychoudhury

































Copyright (c) 2009, Abhik Roychoudhury

> 65













