



































Requirements Models of UML

• Use cases.

- Requirements will consist of a few –a dozenuse cases.
- A use case captures a chunk of functionality which is externally visible.
- System-level behavior rather than individual objects' behaviors and their implementations.

CS 4272

20

23/08/2007



























































Initialization of Behavior Unambiguous From class multiplicities and association multiplicities. Ambiguous, but bounded Get the bound from object multiplicities. Otherwise How to initialize?

CS 4272

50

23/08/2007



































Answer to Q1

• Ans: The Y-chart at the UML model level will be used to do a high-level performance analysis and ruling out parts of the design space. For the remaining design points, we can do a more detailed analysis by following a Y-chart approach at the code level. This will be the overall strategy for design space exploration.

68

23/08/2007

CS 4272











• Elaborate the design by filling in the State Diagrams of each class you identified. Your design must satisfy the following criteria ---- (a) at most one processor must access the bus at any time, (b) if there are one or more processors requesting the bus, the bus should not be idle, (c) any processor requesting the bus should eventually get access to the bus. Clearly state what parts of your Statechart design are ensuring each of these three properties. If you make any assumptions for ensuring these properties, you should clearly state all your assumptions.

CS 4272

23/08/2007

73



Explanations for Q3		
Only on p q	e processor (denoted as p) can access the bus at any time. All other rocessors sending requests to the bus controller will be added to a F ueue (req_2Q).	IFO
If the qu c c b	teue is not empty, i.e. one or more processors are requesting the bus ontroller will immediately acknowledge the next requesting process urrent processor's communications are done or killed, which ensure us not idle.	s, bus sor afte es the
A proce (1 si w q c a	ssor will inform the bus controller when its communications are do modeled as an external event <i>finish</i>). Or it can occupy the bus for at ome amount of time (the <i>burst</i>). Thus, any processor requesting the ill eventually get access to the bus, since the bus controller maintain ueue of waiting processors (who are waiting to access the bus). We ourse rely on the assumption that any processor which is granted bu ccess does not occupy the bus for an indefinite amount of time.	ne most bus ns a of Is
23/08/2007	CS 4272	7