# CS2100 Computer Organization <br> Tutorial \#5: MIPS Datapath and Control <br> 4-8 March 2024 <br> ANSWERS 

Questions 1 and 2 refer to the complete datapath and control design covered in lectures \#11 and \#12. Please use the diagram in Lecture \#12 slide 29 or in the COD MIPS $4^{\text {th }}$ edition textbook, Figure 4.17. For your convenience, Lecture \#12 slide 29 is also included at the end of this tutorial sheet.

1. Let us perform a complete trace to understand the working of the complete datapath and control implementation. Given the following three hexadecimal representations of MIPS instructions:
(i) $0 \times 8 \mathrm{df} 80000: \mathrm{lw} \$ 24,0(\$ 15)$
(ii) $0 \times 1023000 \mathrm{C}:$ beq $\$ 1, \$ 3,12$
(iii) $0 \times 0285 \mathrm{c} 822$ : sub $\$ 25, \$ 20, \$ 5$

For each instruction encoding, do the following:
(a) Fill in the tables below. The first table concerns with the various data (information) at each of the datapath elements, while the second table records the control signals generated. Use the notation $\$ 8$ to represent register number 8, [\$8] to represent the content of register number 8 and $\operatorname{Mem}(X)$ to represent the memory data at address $X$.

|  | Registers File |  |  |  | ALU |  | Data Memory |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RR1 | RR2 | WR | WD | Opr1 | Opr2 | Address | Write Data |
| (i) |  |  |  |  |  |  |  |  |
| (ii) |  |  |  |  |  |  |  |  |
| (iii) |  |  |  |  |  |  |  |  |

[Wr = Write; Rd = Read; M = Mem; R = Reg]

|  | RegDst | RegWr | ALUSrc | MRd | MWr | MToR | Brch | ALUop | ALUctrl |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (i) |  |  |  |  |  |  |  |  |  |
| (ii) |  |  |  |  |  |  |  |  |  |
| (iii) |  |  |  |  |  |  |  |  |  |

(b) Indicate the value of the PC after the instruction is executed.

## Answers:

Only values in RED and BOLD font are actually utilized in the execution.
(i) $0 x 8 d f 80000=1 w \$ 24,0(\$ 15) ; \quad$ next $\mathrm{PC}=\mathrm{PC}+4$

| Registers File |  |  |  | ALU |  | Data Memory |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RR1 | RR2 | WR | WD | Opr1 | Opr2 | Address | Write Data |
| $\$ 15$ | $\$ 24$ | $\$ 24$ | MEM <br> $[\$ 15]+0)$ | $[\$ 15]$ | $\mathbf{0}$ | $[\$ 15]+0$ | $[\$ 24]$ |


| RegDst | RegWr | ALUSrc | MRd | MWr | MToR | Brch | ALUop | ALUctrl |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 00 | 0010 |

(ii) $0 \times 1023000 \mathrm{C}=$ beq $\$ 1, \$ 3,12 ; \quad$ next $\mathrm{PC}=\mathrm{PC}+4$ or $(\mathrm{PC}+4)+(12 \times 4)$

| Registers File |  |  |  | ALU |  | Data Memory |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RR1 | RR2 | WR | WD | Opr1 | Opr2 | Address | Write Data |
| $\$ 1$ | $\$ 3$ | $\$ 3$ or <br> $\$ 0$ | $[\$ 1]-[\$ 3]$ <br> or random <br> value | $[\$ 1]$ | $[\$ 3]$ | $[\$ 1]-[\$ 3]$ | $[\$ 3]$ |


| RegDst | RegWr | ALUSrc | MRd | MWr | MToR | Brch | ALUop | ALUctrl |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | 0 | 0 | 0 | 0 | X | 1 | 01 | 0110 |

(iii) $0 \times 0285 c 822=$ sub $\$ 25$, $\$ 20$, $\$ 5$; next PC = PC+4

| Registers File |  |  |  | ALU |  | Data Memory |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RR1 | RR2 | WR | WD | Opr1 | Opr2 | Address | Write Data |
| $\$ \mathbf{2 0}$ | $\$ 5$ | $\mathbf{\$ 2 5}$ | $[\$ 20]-[\$ 5]$ | $[\$ 20]$ | $[\$ 5]$ | $[\$ 20]-[\$ 5]$ | $[\$ 5]$ |


| RegDst | RegWr | ALUSrc | MRd | MWr | MToR | Brch | ALUop | ALUctrl |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 10 | 0110 |

2. With the complete datapath and control design, it is now possible to estimate the latency (time needed for a task) for the various type of instructions. Given below are the resource latencies of the various hardware components ( $\mathrm{ps}=$ picoseconds $=10^{-12}$ second):

| Inst- <br> Mem | Adder | MUX | ALU | Reg-File | Data- <br> Mem | Control/ <br> ALUControl | Left-shift/ Sign- <br> Extend/ AND |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 400 ps | 100 ps | 30 ps | 120 ps | 200 ps | 350 ps | 100 ps | 20 ps |

Give the estimated latencies for the following MIPS instructions:
(a) "SUB" instruction (e.g. sub \$25, \$20, \$5)
(b) "LW" instruction (e.g. 1w \$24, $0(\$ 15)$ )
(c) "BEQ" instruction (e.g. beq $\$ 1, \$ 3,12$ )

What do you think the cycle time should be for this particular processor implementation?
Hint: First, you need to find out the critical path of an instruction, i.e. the path that takes the longest time to complete. Note that there could be several parallel paths that work more or less simultaneously.

## Answers:

[To Tutor] It is easier to note the timing on the datapath \& control diagram and show them the critical path. Strongly suggest to use the projector to show the full diagram.
(a) SUB instruction (R-type):

Critical Path:
I-Mem $\rightarrow$ Reg.File $\rightarrow$ MUX(ALUSrc) $\rightarrow$ ALU $\rightarrow$ MUX(MemToReg) $\rightarrow$ Reg.File
Note: I-MEM $\rightarrow$ Control is a parallel path, the earliest signal needed is the ALUSrc. So, as long as the Control latency is lesser than Reg.File access latency, then it will not be in the critical path. Once the signal is generated, the Control latency will no longer affect the overall delays.
Similarly, there is another path to calculate the next PC (I-MEM $\rightarrow$ Control $\rightarrow$ AND $\rightarrow$ MUX(PCSrc) which is again not critical to the overall latency.

Latency $=400+200+30+120+30+200=980 p s$
(b) LW instruction:

Critical Path:
I-Mem $\rightarrow$ Reg.File $\rightarrow$ ALU $\rightarrow$ DataMem $\rightarrow$ MUX(MemToReg) $\rightarrow$ Reg.File
Latency $=400+200+120+350+30+200=1300 p s$
Note: The path I-Mem $\rightarrow$ Immediate $\rightarrow$ MUX(ALUSrc) occurs simultaneously with the above.
(c) BEQ instruction:

Critical Path:
I-Mem $\rightarrow$ Reg.File $\rightarrow$ MUX(ALUSrc) $\rightarrow$ ALU $\rightarrow$ AND $\rightarrow$ MUX(PCSrc)
Latency $=400+200+30+120+20+30=800 p s$
Since LW has the longest latency. The overall cycle time of the whole machine is determined by LW, i.e. at least 1300ps.
3. [AY2013/14 Semester 2 Term Test \#2]

Mr. De Blunder made a huge mistake while making his own non-pipelined MIPS processor. He accidentally swapped the two input ports for the RegDst multiplexer:



Correct


Wrong!

For each of the following instructions (a) to (c), give:
(i) One example where the incorrect processor still gives the right execution result.
(ii) One example where the incorrect processor gives the wrong execution result.

If there is no suitable answer, please indicate "No Answer".
(a) add (Addition)
(b) lw (Load Word)
(c) beq (branch-if-equal), provide the branch offset as immediate value.

## Answers:

Many possible answers, so only a few are given here.
(a)
(i) add $\mathbf{X}, \mathbf{Y}, \mathbf{X}$ (i.e. RT and RD are the same.)
(ii) add $\mathrm{X}, \mathrm{Y}, \mathrm{Z}$
(b)
(i) lw \$RT, \{"\$RT", followed by 11 bits\} (\$1)

- the MSB 5 bits of immediate == RT

A few examples (assuming that the 11 bits are 0 s ):

| $R T$ | $R T$ | $R T$ | $R T$ | $R T$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$\$ a 0 \rightarrow$ Immediate $=0 \times 2000=8192$ (i.e. Iw \$a0, 8192(\$any) )

| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

\$t0 $\rightarrow$ Immediate $=0 \times 4000=16384$

| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$\$ \mathrm{SO} \rightarrow$ Immediate $=0 \times 8000=-(0 \times 8000)=-32768$

| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

$\$ \mathrm{t} 8 \rightarrow$ Immediate $=0 \times \mathrm{D} 000=-(0 \times 3000)=-12288$

| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

(ii) Anything other than the above.
(c)
(i) Any instructions (as the error would have no impact on branch instructions).
(ii) No answer.


