## CS2100 Computer Organisation Tutorial \#8: MSI Components

(Week 10: 25 - 29 March 2024)

## Discussion Questions:

D1. Given this Boolean function:

$$
F(A, B, C)=\Sigma m(1,2,3)
$$

We want to implement this function using a $\mathbf{3 \times 8}$ decoder with normal outputs as shown below. Point out the mistakes in the solution below.


D2. Given the following circuit comprising a $3 \times 8$ decoder with negated outputs and a $2 \times 4$ decoder with normal outputs, what is the Boolean function $G(X, Y, Z)$ ?


How would you label these two intermediate outputs? (Use minterm or maxterm notation.)

D3. Given the following circuit comprising a one-enabled $2 \times 4$ decoder with normal outputs, what is the simplified SOP expression of Boolean function $H(A, B, C)$ ?


## Tutorial Questions:

(Make sure you have done the above discussion questions.)

1. Realize the following function with (a) an 8:1 multiplexer, and (b) a $4: 1$ multiplexer using the first 2 input variables as the selector inputs.

$$
F(X, Y, Z)=\Pi M(1,5,6) \cdot D(4)
$$

You may write complemented variables instead of drawing an inverter to derive it. If you have several choices for your answer, choose the simplest one (constant logic values 0 and 1 are simpler than literals). You may write " $x$ " or " d " for "don't-care" values.

What if we use the last 2 input variables as the selector inputs instead for the $4: 1$ multiplexer?
2. You are given the following Boolean function: $K(W, X, Y, Z)=\Sigma m(8,11)$.

You are to implement this function using the fewest number of one-enabled $2 \times 4$ decoder with normal outputs and at most one logic gate? (Logic gates, as you have learned, are NOT, AND, OR, NAND, NOR, XOR, and XNOR.)

The following is one solution. Is there a simpler circuit using just one decoder and one logic gate?

3. [AY2011/2 Semester 2 Exam question]

You are to design a converter that takes in 4-bit input ABCD and generates a 3-bit output FGH as shown in Table 1 below.

Table 1

| Input |  |  |  | Output |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\boldsymbol{A}$ | $\boldsymbol{B}$ | $\boldsymbol{C}$ | $\boldsymbol{D}$ | $\boldsymbol{F}$ | $\boldsymbol{G}$ | $\boldsymbol{H}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 |

Table 2

| $\boldsymbol{S}$ | $\boldsymbol{Y}_{3} \boldsymbol{Y}_{2} \boldsymbol{Y}_{1} \boldsymbol{Y}_{\mathbf{0}}$ |
| :---: | :---: |
| 0 | $J_{3} J_{2} J_{1} J_{0}$ |
| 1 | $K_{3} K_{2} K_{1} K_{0}$ |

You are given the following components:
a. A Count-1 device that takes in a 4-bit input $W X Y Z$ and generates a 3-bit output $C_{2} C_{1} C_{0}$ which is the number of 1 s in the input. For example, if $W X Y Z=0111$, then $C_{2} C_{1} C_{0}=011$ (or 3 ).
b. A Count- 0 device that takes in a 4-bit input $W X Y Z$ and generates a 3-bit output $C_{2} C_{1} C_{0}$ which is the number of 0 s in the input. For example, if $W X Y Z=0111$, then $C_{2} C_{1} C_{0}=001$ (or 1).
c. A quad 2:1 multiplexer that takes in two 4-bit inputs $J_{3} J_{2} J_{1} J_{0}$ and $K_{3} K_{2} K_{1} K_{0}$, and directs one of the inputs to its output $Y_{3} Y_{2} Y_{1} Y_{0}$ depending on its control signal $S$, as shown in Table 2 above.
d. A 4-bit parallel adder that takes in two 4-bit unsigned binary numbers and outputs the sum.

The block diagrams of these components are shown below:


Given the above 4 components, you are to employ block-level design to design the converter, without using any additional logic gate or other devices. You may observe that if $A=1$, then the output $F G H$ is simply the number of 1 s in the input $A B C D$. You are to make your own observation for the case when $A=0$.
[Hint (not given in exam): You need only use one of each of the components. Complete the diagram below.]

4. [AY2023/24 Semester 1 Exam]

A Boolean function $Z(A, B)$ is implemented using a half adder, two inverters, and a 2-to-1 priority encoder as shown below. The function tables of the half adder and priority encoder are also shown below.


Priority encoder

| $\mathrm{F}_{1}$ | $\mathrm{~F}_{0}$ | G |
| :---: | :---: | :---: |
| 0 | 0 | X |
| 0 | 1 | 0 |
| 1 | X | 1 |

The circuit above may be replaced by a single 2-input logic gate. What is the logic gate?
5. [AY2023/24 Semester 1 Exam]

A Boolean function $S(A, B, C, D)$ is implemented with a $2 \times 4$ decoder with one-enable, two $2: 1$ multiplexers and an OR gate as shown below.


What is $S(A, B, C, D)$ in $\Sigma m$ notation?

