

Performance Validation of SW CS 4271 Lectures 8, 9

Abhik Roychoudhury
National University of Singapore

<http://www.comp.nus.edu.sg/~abhik/>

Copyright 2009 by Abhik Roychoudhury

Timing in Embedded Systems

Difficult to analyze & debug!

Copyright (c) 2009, Abhik Roychoudhury

Example Set-up

system-level view of a video encoder in a video phone

Need to look inside the different processing tasks, and analyze their timing!

Copyright 2009 by Abhik Roychoudhury

Time is abstracted!

- ▶ Our programming languages do not mention time
 - ▶ C, Java, C#, C++
- ▶ Even an instruction takes variable time
 - ▶ Hit/miss in instruction cache
 - ▶ Hit/miss in data cache
 - ▶ Pipeline stalls
 - ▶ Data hazard
 - ▶ Resource contention
 - ▶ Branch prediction ...
- ▶ Need timing analysis of programs!

Copyright (c) 2009, Abhik Roychoudhury

Timing analysis of programs

- ▶ Estimating uninterrupted software execution time on a given hardware (processor).
- ▶ A building block for more complicated performance analysis.
 - ▶ Communicating multi-processor execution.
- ▶ Helps estimate performance of a design point.
 - ▶ Serves as a sub-routine for Design Space Exploration.

Copyright (c) 2009, Abhik Roychoudhury

Timing analysis of programs

- ▶ **Schedulability analysis of Hard Real-time systems.**
 - ▶ Such analysis assumes knowledge of WCET of each task being scheduled.
 - ▶ WCET stands for Worst-case Execution Time
 - ▶ Rate Monotonic scheduling with tasks T_1, \dots, T_n
 - ▶ Computation times C_1, \dots, C_n
 - ▶ Period = deadline D_1, \dots, D_n
 - ▶ Here C_1, \dots, C_n are the WCET (not average execution times of the programs)

Copyright (c) 2009, Abhik Roychoudhury

Organization

- ▶ Software timing analysis
 - ▶ WCET analysis
- ▶ System level analysis
 - ▶ Schedulability analysis
- ▶ Design issues to improve timing predictability
 - ▶ Scratchpad memories

▶ 7

Copyright (c) 2009, Abhik Roychoudhury

WCET

- ▶ Worst Case Execution Time (WCET) of a program for a given hardware platform.
 - ▶ Sequential Terminating Programs.
 - ▶ Gets input, computes, produces output.
- ▶ Many inputs are possible.
 - ▶ Leads to different execution times.
- ▶ WCET :An upper bound on the execution time for all possible inputs.

▶ 8

Copyright (c) 2009, Abhik Roychoudhury

Why need analysis?

- ▶ To find WCET of a program, execute it for all possible inputs.
 - ▶ WCET by measurement.
 - ▶ Exponentially many possible inputs in terms of input size.
 - ▶ Insertion sort program
 - ▶ Similar problems will be encountered for WCET Analysis via platform simulation.
- ▶ Need access to platforms/simulators also!
 - ▶ Go for static analysis.

▶ 9

Copyright (c) 2009, Abhik Roychoudhury


WCET by measurement?

- ▶ What about single path programs such as matrix multiplication ?
 - ▶ Execution path is independent of input data.
 - ▶ Still execution time can be variable.
 - ▶ Latency of floating point operation (e.g., multiplication) depends on the input data.
- ▶ Not possible to try it on all possible platforms and then choose one.
 - ▶ Often trying to decide the platform as well.

▶ 10

Copyright (c) 2009, Abhik Roychoudhury

Why Platform-aware Analysis?



Distribution of execution times across inputs in a quicksort program on a simple and complex processor


▶ 11

Copyright (c) 2009, Abhik Roychoudhury

WCET Analysis




- Employ static analysis to compute an upper bound on actual WCET (**Estimated WCET**)
- Run program on selected inputs get a lower bound on actual WCET (**Observed WCET**)

$$\text{Estimated WCET} \geq \text{Actual WCET} \geq \text{Observed WCET}$$



▶ 12

Copyright (c) 2009, Abhik Roychoudhury





Exercise: CFG

```

▶ procedure Check_data()
▶ {
▶   int i = 0, morecheck = 1, wrongone = -1, datasize = 10;
▶   L: while (morecheck)
▶     LB: {
▶       if (data[i] < 0)
▶         A: { wrongone = i; morecheck = 0; }
▶       else
▶         B: if (++i >= datasize) morecheck = 0;
▶     }
▶     if (wrongone >= 0)
▶       C: { handle_exception(wrongone); return 0; }
▶     C': else return i;
▶ }
    
```

16 Copyright 2009 by Abhik Roychoudhury



Restrictions of analysis – (1)

- ▶ Static analysis need not be on source program.
 - ▶ We can perform static analysis on assembly code of a given program.
 - ▶ The analysis is only for time taken, and not for the memory locations / values accessed.
 - ▶ No restriction on program data structures used for WCET analysis.
 - ▶ What about control flow ?

Restrictions of analysis – (2)

- ▶ Restrictions on control flow
 - ▶ 1. No unbounded loops
 - ▶ Common sense.
 - Otherwise how to guarantee time?
 - ▶ 2. No unbounded recursion
 - ▶ Similar issue.
 - ▶ 3. No dynamic function calls
 - ▶ Need to statically know the functions called, and the possible call sites of these functions.

Organization of WCET Analysis

- ▶ What is Timing Analysis ?
- ▶ An Early solution -- Timing Schema.
- ▶ Modeling Program Flows.
 - ▶ Primarily Control flow.
- ▶ Modeling timing effects of Micro-architecture.
 - ▶ Cache, pipeline.


Timing Schema

- ▶ One of the first works on WCET analysis.
- ▶ Basically, perform control flow analysis to find the "longest" program path.
- ▶ The notion of "longest" is weighted
 - ▶ Take into account the cost of executing individual program elements.
 - ▶ Timing schema is a simple way of composing these costs.
- ▶ Does not work on Control Flow Graphs
 - ▶ Works on Abstract Syntax Tree

Example


```

sum = 0;
for (i=0; i< 10; i++){
  if (i % 2 == 0)
    sum += i;
  if (sum < 0)
    break;
}
return sum;
    
```



AST and CFG

- ▶ Hierarchy
 - ▶ AST shows the different scopes at different levels
 - ▶ CFG has no hierarchy.
- ▶ Loops
 - ▶ AST is tree, free from cycles
 - ▶ Any loop in the program is a cycle in the CFG.



Timing schema – (works on AST)

- Time(S1;S2) = Time(S1) + Time(S2)
- Time(if B {S1} else {S2}) = Time(B) + max(Time(S1), Time(S2))
- Time(while B {S1}) = (n+1) * Time(B) + n * Time(S1)
 - n is the loop bound.
- Time(for(Init; B; Incr.) { S }) = Time(Init) + (n+1)*Time(B) + n*Time(S) + n*Time(Incr.)
- Time(if (B) { S }) = Time(B) + Time(S)

26 Copyright (c) 2009, Abhik Roychoudhury

Timing schema

Time(for-loop)
 = Time(i=0) +
 11 * Time(i < 10) +
 10 * 4 + 10 * Time(i++)
 = 1 + 11 + 10*4 + 10*1
 = 62 time units

Assumption:
 Each assignment/condition takes 1 time unit (not realistic in practice).

27 Copyright (c) 2009, Abhik Roychoudhury

Problems with Timing Schema

- Language Level:
 - Just a control flow analysis.
 - Insensitive to knowledge of infeasible paths.
- Compiler level:
 - How to integrate effect of compiler opt?
 - Easy to handle – schema on optimized code.
- Architecture level:
 - Instructions take constant time – Not true.
 - Cache hits, pipelining and other performance enhancing features.

28 Copyright (c) 2009, Abhik Roychoudhury

The issue with Infeasible Paths

What if T1 > T2 and SI is executed only in the first loop iteration?

29 Copyright (c) 2009, Abhik Roychoudhury

Infeasible paths

- Infeasible sequence of statements in general

```

    • if (j==0) {
      • K = 1
    • } else {
      • K = 10
    • }
    • if (K < 5){
      • J++;
    • } else {
      • J--;
    • }
    
```

Cannot be executed together

Such infeasible paths should not be a witness to our WCET estimate.

30 Copyright (c) 2009, Abhik Roychoudhury

Infeasible Path handling in Timing Schema

- if (J == 0) {
- K = 1
- } else {
- K = 10; ...
- }
- if (K < 5) {
- J++; ...
- } else {
- J--;
- }

How will timing schema work on this example?

31 Copyright 2009 by Abhik Roychoudhury

Working of timing schema

Time(first-if-statement) = 1 + max(1,5) = 6

Time(second-if-statement) = 1 + max(5,1) = 6

Estimated worst case time = 6 + 6 = 12

Actual worst-case time = 2 + 6 = 8

Why?

Where is the overestimate from?

32 Copyright 2009 by Abhik Roychoudhury

Control flow graph (CFG)

33 Copyright (c) 2009, Abhik Roychoudhury

Infeasible path in CFG

34 Copyright (c) 2009, Abhik Roychoudhury

Modeling of control flow

- ▶ Path-based
 - ▶ Enumerate paths and find longest path
 - ▶ Expensive !
 - ▶ Need to remove longest path if it is infeasible.
- ▶ Tree-based
 - ▶ Bottom-up pass of Syntax Tree
 - ▶ Timing Schema
 - ▶ Difficult to integrate infeasible path info
- ▶ Integer Linear Programming
 - ▶ Can take into account certain infeasible path information if available.
 - ▶ Efficient solvers available e.g. CPLEX
 - ▶ Forms the back-end of most state-of-the-art timing analyzers.

35 Copyright (c) 2009, Abhik Roychoudhury

Integer Linear Programming

- ▶ ILP: Integer Linear Programming
 - ▶ Variables and linear constraints on them.
 - ▶ Cost function (linear) to optimize.

$$f = 3x + 5y + z$$

$$0 \leq x, y, z \leq 100$$

$$x + y + z = 200$$

$$x + 2y \leq 160$$

Optimal: f = 520; x = 40; y = 60; z = 100

Non-Optimal: f = 480; x = 80; y = 30; z = 90

36 Copyright 2009 by Abhik Roychoudhury

ILP Modeling

$x = e1 + e2$
 $= e3 + e4$

We are dealing with aggregated execution counts of nodes/edges of CFG.

▶ 37 Copyright (c) 2009, Abhik Roychoudhury

```

sum = 0;
for (i=0; i < 10; i++){
  if (i % 2 == 0)
    sum += i;
  if (sum < 0)
    break;
}
return sum;

```

▶ 38 Copyright (c) 2009, Abhik Roychoudhury

Maximize
 Time =
 $c_1N_1 + c_2N_2 + c_3N_3 + c_4N_4 + c_5N_5 + c_6N_6 + c_7N_7 + c_8N_8$

$I = N_1 = E_{1,2}$
 $E_{6,2} + E_{1,2} = N_2 = E_{2,3} + E_{2,7}$
 $E_{2,3} = N_3 = E_{3,4} + E_{3,5}$
 $E_{3,4} = N_4 = E_{4,5}$
 $E_{3,5} + E_{4,5} = N_5 = E_{5,6} + E_{5,8}$
 $E_{5,6} = N_6 = E_{6,7}$
 $E_{6,8} = N_8 = E_{8,7}$
 $E_{8,7} + E_{2,7} = N_7 = I$

$E_{6,2} \leq 10$

▶ 39 Copyright (c) 2009, Abhik Roychoudhury

Infeasible path

- ▶ The break statement is executed at most once.
- ▶ $N_8 \leq I$

▶ 40 Copyright (c) 2009, Abhik Roychoudhury

```

while {...}{
  if (i > 0){
    j = i;
  }else{
    j = 1-i;
  }
  if (j < 0){
    k = i;
  }else{
    k = j;
  }
  i = i+1;
}

```

Blocks 3 and 6 are never executed in same loop iteration
 $N_3 + N_6 \leq \text{loopbound}$

Edges (2,3) and (5,6) are not executed together.
 $E_{2,3} = E_{5,6}$

▶ 41 Copyright (c) 2009, Abhik Roychoudhury

How to express this inf. path constraint?

▶ 42 Copyright 2009 by Abhik Roychoudhury

Exercise: What are the infeasible paths?

```

▶ procedure Check_data()
▶ {   int i = 0, morecheck = 1, wrongone = -1, datasize = 10;
▶   while (morecheck)
▶   {
▶     if (data[i] < 0)
▶     { wrongone = i; morecheck = 0; }
▶     else
▶     if (++i >= datasize) morecheck = 0;
▶   }
▶   if (wrongone >= 0)
▶   { handle_exception(wrongone); return 0; }
▶   else return i;
▶ }

```

▶ 43

Copyright 2009 by Abhik Roychoudhury

Organization

- ▶ What is Timing Analysis ?
- ▶ An Early solution – Timing schema
- ▶ Modeling Program Flows.
 - ▶ Primarily Control flow.
- ▶ Modeling timing effects of Micro-architecture.
 - ▶ Cache, pipeline.

▶ 44

Copyright (c) 2009, Abhik Roychoudhury

The two phases

- ▶ WCET analysis involves
 - ▶ Program path analysis – ILP
 - ▶ Micro-architectural modeling.
- ▶ How do the two analyses interact?
 - ▶ $Time = c1*N1 + c2*N2 + c3*N3 + \dots$
 - ▶ $c1, c2, \dots$: exec time of basic blocks 1, 2, ...
 - ▶ $N1, N2, \dots$: exec count of basic blocks 1, 2, ...
 - ▶ $c1, c2, \dots$ are estimated by μ -arch. modeling
 - ▶ $N1, N2, \dots$ are fixed by control flow analysis via Integer Linear Programming (ILP).

▶ 45

Copyright (c) 2009, Abhik Roychoudhury

Instruction Cache Modeling

- ▶ One concrete hardware data structure.
- ▶ With no hardware modeling, all instructions should be taken as misses.
- ▶ Instead we can categorize some instructions as “always hit”
 - ▶ Coarse modeling.
 - ▶ For certain instructions, even the “worst case” may not be a miss !

▶ 46

Copyright (c) 2009, Abhik Roychoudhury

Categorization

- ▶ ... of instructions
 - ▶ AH (always hit)
 - ▶ AM (always miss)
 - ▶ PS (Persistent: second and all further executions are guaranteed to produce a hit)
 - ▶ Effect of cold misses
 - ▶ NC (not AH, AM, PS)

▶ 47

Copyright (c) 2009, Abhik Roychoudhury

Cache - basics

- ▶ Redundant storage to reduce memory access time.
- ▶ Many memory blocks map to a single cache line
- ▶ F: Memory Block \rightarrow Cache lines
 - ▶ Given a memory block m , $F(m)$ returns the set of cache lines it can map to.
 - ▶ If $F(m)$ is always a singleton set, then we have a direct mapped cache.
 - ▶ If $|F(m)|$ is n , we have n -way set associative cache.
 - ▶ If $F(m)$ = Set of all cache lines, then we have a fully associative cache (any memory block can map to any cache line).

▶ 48

Copyright (c) 2009, Abhik Roychoudhury

Cache - basics

- ▶ Fully associative with LRU policy.
- ▶ Cache lines = L_1, L_2, \dots, L_n
 - ▶ L_1 is the youngest line
 - ▶ L_n is the oldest line
 - ▶ Do not refer to physical cache lines
- ▶ Memory blocks = S_1, \dots, S_m
 - ▶ Any block S_i can map to any cache line L_j during program execution

▶ 49 Copyright (c) 2009, Abhik Roychoudhury

Concrete cache update

▶ 50 Copyright (c) 2009, Abhik Roychoudhury

Concrete cache update

▶ 51 Copyright (c) 2009, Abhik Roychoudhury

Abstract cache state

- ▶ In the concrete cache state c , if a block is in cache line x , its age is x
 - ▶ Cache line 1 is youngest.
- ▶ In the abstract cache state c' , each line x contains a set of memory blocks
 - ▶ $B \in c'(L_x)$ at a program point p means ...
 - ▶ When control reaches p , B may (must) be in cache with min (max) age = x
 - ▶ Direction of approximation in abstraction.

▶ 52 Copyright (c) 2009, Abhik Roychoudhury

May analysis

▶ 53 Copyright (c) 2009, Abhik Roychoudhury

Must analysis

▶ 54 Copyright (c) 2009, Abhik Roychoudhury

Persistence analysis

1. In cache in any path
2. If yes, take max age.

55 Copyright (c) 2009, Abhik Roychoudhury

How to use such analyses?

- ▶ Let I be an instruction at control loc. CL
- ▶ Let M be the memory block containing I .
 - ▶ Consider cache state at CL obtained via "must analysis"
 - ▶ If M is in some cache line within this abstract cache state, then I is Always Hit.
 - ▶ For cache state at CL obtained via "may analysis"
 - ▶ If M is not in any cache line within this abstract cache state, then I is Always Miss.
 - ▶ For abstract cache state at CL obtained from persistence analysis
 - ▶ If M is not in the evicted line, then I is Persistent.

56 Copyright (c) 2009, Abhik Roychoudhury

Use of may-must analyses

- ▶ Let $hit_time = t1, miss_time = t2$
- ▶ Number of accesses of $I == \#I$ (ILP variable)
 - ▶ I is AH
 - ▶ $\#I * t1 =$ contribution of I to WCET
 - ▶ I is AM
 - ▶ $\#I * t2 =$ contribution of I to WCET
 - ▶ I is PS
 - ▶ $(\#I - 1) * t1 + t2 =$ contribution of I to WCET
- ▶ Formulation is still linear, solve via ILP.

57 Copyright (c) 2009, Abhik Roychoudhury

Improving precision

- ▶ If we can bound the number of misses of instr. I (via constraints)
 - ▶ No need to reduce exec. Time of I to constant
 - ▶ Contribution of I to WCET
 - ▶ $\#miss(I) * t2 + (\#I - \#miss(I)) * t1$
 - ▶ Need constraints to bound $\#miss(I)$
 - ▶ How to develop such constraints?
 - ▶ **ILP, Expensive !!**
 - ▶ See cache conflict graph approach in textbook
 - Pages 147 – 149.

58 Copyright (c) 2009, Abhik Roychoudhury

Micro-arch. modeling so far

- ▶ **Modeling timing effects of I-cache**
 - ▶ Abstract Interpretation to categorize instr
 - ▶ ILP based modeling is more expensive.
- ▶ **I-cache does not have timing anomalies**
 - ▶ Can assume all accesses are misses.
 - ▶ Very pessimistic, but estimate still safe !
- ▶ For certain processors, even this is not true !
 - ▶ Adding worst-case of each instruction may produce an estimate lower than the global worst-case !

59 Copyright (c) 2009, Abhik Roychoudhury

Pipelined execution

Divide the execution of an instruction into stages
Instruction $I+1$ can proceed before I completes
Increased throughput, lower overall execution time

SIMPLIFIED VIEW !!

	IF				
0	I	ID			
1	I+1	I	EX		
2	I+2	I+1	I	WB	
3	I+3	I+2	I+1	I	CM
4	I+4	I+3	I+2	I+1	I

60 Copyright (c) 2009, Abhik Roychoudhury

Out-of-order pipeline

Mem => I-buffer (in-order)

IBUF => ROB (in-order)

ROB => FU (out-of-order), (Instr still in ROB)

FU => ROB (out-of-order) (forward data)

Update register file, free ROB entry (in-order)

61 Copyright (c) 2009, Abhik Roychoudhury

O-o-o execution (1)

#	Ready	Instruction
A	0	mult r3 r1 r2
B	1	add r3 r3 8
C	2	and r3 r3 0xff
D	3	addu r5 r4 8
E	4	mult r5 r5 r6

Instruction sequence

MULTU 1 ~ 4 cycles

ALU 1 cycle

Latencies

Instruction A executes 4 cycles

62 Copyright (c) 2009, Abhik Roychoudhury

O-o-O execution (2)

#	Ready	Instruction
A	0	mult r3 r1 r2
B	1	add r3 r3 8
C	2	and r3 r3 0xff
D	3	addu r5 r4 8
E	4	mult r5 r5 r6

Instruction sequence

MULTU 1 ~ 4 cycles

ALU 1 cycle

Latencies

Instruction A executes 3 cycles

63 Copyright (c) 2009, Abhik Roychoudhury

Difficulty in modeling

#	Ready	Instruction
A	0	mult r3 r1 r2
B	1	add r3 r3 8
C	2	and r3 r3 0xff
D	3	addu r5 r4 8
E	4	mult r5 r5 r6

Instruction sequence

MULTU 1 ~ 4 cycles

ALU 1 cycle

Latencies

Instruction A executes 3 cycles

Instruction A executes 4 cycles

64 Copyright (c) 2009, Abhik Roychoudhury

Timing Anomaly

- Overall WCET of an instruction sequence cannot be obtained from WCET of each instruction
- Need to consider all possible execution times of each instruction to safely estimate WCET !
- Expensive enumeration
- Very different from cache modeling
 - Worst-case cache behavior of an instruction sequence can be safely estimated by considering all cache accesses as misses

65 Copyright (c) 2009, Abhik Roychoudhury

Summing up ...

- WCET Analysis
 - Program flow modeling (typically by ILP)
 - Combine reasoning about timing of program fragments.
 - Exploiting Infeasible path information.
 - Difficult to use model checking for this purpose.
 - Micro-architectural modeling (customized analysis)
 - Exec. time of each instruction is not constant.
 - Worst-case not found by adding up worst-cases of code fragments – non compositional.
 - Efficient analysis developed to overcome this (not discussed).

66 Copyright (c) 2009, Abhik Roychoudhury

Chronos Tool for WCET analysis




67 Copyright (c) 2009, Abhik Roychoudhury

Chronos – views of program



68 Copyright (c) 2009, Abhik Roychoudhury

Set loop bounds



Constraints specified by user at source code level. These are automatically translated to node counts of assembly level control flow graph.


69 Copyright (c) 2009, Abhik Roychoudhury

Flexible micro-arch modeling




70 Copyright (c) 2009, Abhik Roychoudhury

WCET Estimation



71 Copyright (c) 2009, Abhik Roychoudhury

Simulation vs Estimation



Simulation produces Observed WCET.

Estimation produces Estimated WCET

Observed WCET ≤ Actual WCET ≤ Estimated WCET

72 Copyright (c) 2009, Abhik Roychoudhury