## NATIONAL UNIVERSITY OF SINGAPORE

### SCHOOL OF COMPUTING

### MID-TERM TEST AY2018/19 Semester 2

## CS2100 — COMPUTER ORGANISATION

13 March 2019

Time Allowed: 1 hour 45 minutes

## **INSTRUCTIONS**

- This question paper contains **THIRTEEN (13)** questions and comprises **EIGHT** (8) printed pages.
- 2. Page 7 contains the **MIPS Reference Data** sheet.
- 3. Page 8 contains reference tables for **ASCII** and **Powers of Two**.
- 4. An **Answer Sheet**, comprising **TWO (2)** printed pages, is provided for you.
- 5. Write your **Student Number** and **Tutorial Group Number** on the Answer Sheet with a **PEN**.
- 6. Answer **ALL** questions within the space provided on the Answer Sheet.
- 7. You may write your answers in pencil (at least 2B).
- 8. You must write legibly or marks may be deducted.
- 9. Submit only the Answer Sheet at the end of the test. You may keep the question paper.
- 10. This is a **CLOSED BOOK** test. However, an A4 single-sheet double-sided reference sheet is allowed.
- 11. Maximum score of this test is **40 marks**.
- 12. Calculators and computing devices such as laptops and PDAs are not allowed.

——— END OF INSTRUCTIONS ———

**Questions 1 – 6:** Each multiple-choice-question has only <u>one</u> correct answer. Write your answers in the boxes on the **Answer Sheet**. Two (2) marks are awarded for each correct answer and no penalty for wrong answer. **[Total: 12 marks]** 

- 1. You are told that  $(32)_b$  is a product of two prime numbers  $(i.e., (32)_b = P_1 \times P_2$  where  $P_1$  and  $P_2$  are primes). What is/are the value of base **b**?
  - (i) 8 (ii) 9 (iii) 11
  - A. (i) only
  - B. (i) and (ii) only
  - C. (i) and (iii) only
  - D. (i), (ii), and (iii)
  - E. None of the above
- 2. What is the content of **\$t2** after executing the following MIPS code?

lui	\$t0,	0xaaaa	
srl	\$t0,	\$t0 ,	16
lui	\$t0,	0xA0A0	
ori	\$t1,	\$zero,	0x5555
and	\$t2,	\$t1 ,	\$±0

- A. 0x0000000
- B. 0x0000FFFF
- C. 0xA0A00000
- D. 0xA0A05555
- E. None of the above.

### For questions 3 – 4:

You are designing a machine with 6 registers and 64 addresses. You are in the process of creating two (2) classes of 16-bit instructions. The first is instruction class A that has 3 registers. The second is instruction class B that has 1 address and 2 registers. Both instructions exist and the encoding space is completely utilised.

- 3. What is the *maximum* total number of instructions?
  - A. 119
  - B. 120
  - C. 121
  - D. 122
  - E. None of the above.
- 4. What is the *minimum* total number of instructions?
  - A. 22
  - B. 21
  - C. 20
  - D. 19
  - E. None of the above.

For questions 5 – 6:

Study the following C programs.

```
#include <stdio.h>
tvpedef struct {
  int numer[1]; // numerator
  int *denom; // denominator
} rational;
void multiply(rational, rational*);
int main(void) {
  int val1 = 2, val2 = 5;
  rational num1 = {{1}, &val1}, // 1/2
           num2 = {{2}, &val2}; // 2/5
 multiply(num1, &num2);
 printf("%d %d\n", num1.numer[0], *(num1.denom)); // Question 3
 printf("%d %d\n", num2.numer[0], *(num2.denom)); // Question 4
}
void multiply(rational x, rational *y) {
  int x_num = *(x.numer), y_num = *(y->numer),
      x_den = *(x.denom), y_den = *(y->denom);
  *(x.numer) = x_num * y_num;
  *(x.denom) = x_den * y_den;
  *(y->numer) = x_num * y_num;
  *(y->denom) = x den * y den;
}
```

- 5. What is the output of the *first* print?
  - A. 1 5
  - B. 1 10
  - C. 2 5
  - D. 2 10
  - E. None of the above
- 6. What is the output of the *second* print?
  - A. 1 5
  - B. 1 10
  - C. 2 5
  - D. 2 10
  - E. None of the above

## Questions 7 – 10: C & MIPS (Tracing, Compiling, Encoding) [Total: 14 marks]

For the next *four* (4) questions, refer to the code below. The code has been partially filled in for you. One of the blanks has been filled for you.

<u>C_Code</u>	MIPS Code
<pre>int main(void) {     i = 0;     A = 'A';     a = 'a';     Z = 'Z';</pre>	[ ] [ addi \$s3, \$zero, 65 ] [ ] [ ]
do {	Loop:
<pre>if( str[i] &gt;= 'A' &amp;&amp; str[i] &lt;= 'Z' ) {</pre>	add \$s7, \$s0 , \$s1 lb \$t2, 0(\$s7) slt \$t1, \$t2 , \$s3 bne \$t1, \$zero, else [ ]
<pre>func(str + i);</pre>	j func <b>ret:</b>
}	else:
[ ];	addi \$s1, \$s1, 1
<pre>} while(str[i-1] != 0);</pre>	[ ]
return 0; }	<i>quit:</i> j exit
// Code omitted	# Code omitted
<pre>void func(char* str) {</pre>	func:
[ ];	<pre>lb \$t8, 0(\$s7) addi \$t8, \$t8, 97 addi \$t8, \$t8, -65 sb \$t8, 0(\$s7)</pre>
return;	j ret
}	
// Code omitted	# Code omitted
// End of Program	exit:

We will also use the following variable-to-register mapping within the *main* function and not the *func* function.

base addr of str	\$s0	Α	\$s3
i	\$s1	а	\$s4
len	\$s2	Ζ	\$s5

Note that in the section marked with "**Code omitted**", there can be <u>any number</u> of instructions. The ASCII table, if required, is available at the end of the question paper.

- Fill in the blanks with appropriate C code and MIPS code. Note that you must fill in *exactly* the given number of instructions. You CANNOT use <u>pseudo-instructions</u> for the MIPS instructions.
   [8 marks]
- 8. Consider running the program with the initial value of **str** as **"CS2100 is Easy!"**. What will be the final value of **str**? [2 marks]
- 9. What is the encoding in *hexadecimal* for the 8<sup>th</sup> MIPS instruction "bne \$t1, \$zero, else"? [2 marks]
- **10. [CHALLENGING]** What is the *maximum* possible number of MIPS instructions that can be inserted into the regions marked with "**Code omitted**"? Note that the code can be inserted into any one of the two regions. We are only interested in the total. For simplicity, write your answer in terms of  $2^x \pm y$  [2 marks]

### **Question 11:** Number Systems

For the next question, recall the IEEE 754 single-precision floating-point number representation.


11. Given the following hexadecimal value in the IEEE 754 single-precision floating-point number representation:



What decimal value does it represent?

### Questions 12 – 13: Datapath & Control

For the next *two* (2) questions, refer to the diagram of the Datapath and Control below.



- 5 of 8 -

[6 marks]

[Total: 8 marks]

## [Total: 6 marks]

However, let us consider a <u>different</u> **Control** unit from the one we have in the lecture notes. Assume that our modified control unit produces the following control signals:

Instr. Type	RegDst	ALUSrc	MemToReg	RegWrite	MemRead	MemWrite	Branch
R-type	1	0	0	1	0	0	0
lw	0	1	1	1	1	0	0
SW	1	1	1	0	0	1	1 (wrong)
beq	1	0	1	0	1	0	1

However, **ALUop** is still the same as before. We will also be using the following notation:

- The value of constants will be given as constants (e.g., -5)
- The value of the register number 8 will be represented as **\$8**
- The value stored in the register number 8 will be represented as R[\$8]
- The value of an arithmetic operation (op) between two values A and B will be represented as A op B. For example, A + B in the case of addition.
- The value stored in the memory location L will be represented as M[L]
- 12. You are given an instruction below, fill in the table in the answer sheet. Assume that the label L1 is converted to the immediate value -2.
  beq \$8, \$0, L1 [6 marks]
- [CHALLENGING] The instruction sw should not produce the value 1 for Branch control signal (as highlighted above). Give one MIPS instruction using sw that is <u>quaranteed</u> to cause the processor to perform a branch. [2 marks]

# MIPS Reference Data

1

### CORE INSTRUCTION

CORE INSTRUCTION SET OPCODE									
		FOR-			/ FUNCT				
NAME, MNEMO		MAT		(1)	(Hex)				
Add	add 	R	R[rd] = R[rs] + R[rt]		0/20 <sub>hex</sub>				
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 <sub>hex</sub>				
Add Imm. Unsigned			R[rt] = R[rs] + SignExtImm	(2)	9 <sub>hex</sub>				
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		0/21 <sub>hex</sub>				
And	and	R	R[rd] = R[rs] & R[rt]		0 / 24 <sub>hex</sub>				
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	chex				
Branch On Equal	beq	I	if(R[rs]==R[rt]) PC-PC+4+BranchAddr	(4)	$4_{hex}$				
Branch On Not Equal	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	$5_{\rm hex}$				
Jump	j	J	PC=JumpAddr	(5)	2 <sub>hex</sub>				
Jump And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)	3 <sub>hex</sub>				
Jump Register	jr	R	PC=R[rs]		0 / 08 <sub>hex</sub>				
Load Byte Unsigned	lbu	I	R[rt]={24'b0,M[R[rs] d SignExt[mm]{7:0}}	(2)	24 <sub>hex</sub>				
Load Halfword Unsigned	lhu	I	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	$25_{hex}$				
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2.7)	30 <sub>hex</sub>				
Load Upper Imm.	_::i	I	$R[rt] = \{imm, 16'b0\}$		fhex				
Load Word	lw	1	R[rt] = M[R[rs] + SignExtImm]	(2)	23 <sub>hex</sub>				
Nor	nor	R	$R[rd] = \sim (R[rs]   R[rt])$	.,	0 / 27 <sub>hex</sub>				
Or	or	R	R[rd] = R[rs]   R[rt]		0 / 25 <sub>hex</sub>				
Or Immediate	ori	1	R[rt] = R[rs]   ZeroExtImm	(3)	d <sub>hex</sub>				
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(2)	$0 / 2a_{hex}$				
Set Less Than Imm.	slti	1	R[rt] = (R[rs] < SignExtImm)? 1	· 0 (2)	a <sub>hex</sub>				
Set Less Than Imm. Unsigned	sltiu		R[rt] = (R[rs] < SignExtImm) ? 1 : 0	(2.6)	b <sub>hex</sub>				
Set Less Than Unsig.	eltu	R	R[rd] (R[rs] < R[rt])?1:0		0 / 2b <sub>hex</sub>				
Shift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$	(0)	$0 / 00_{hex}$				
Shift Right Logical	srl	R	R[rd] = R[rt] >> shamt		$0 / 02_{hex}$				
Sint Right Logical	511		M[R[rs]+SignExt[mm](7:0) =						
Store Byte	sb	1	R[rt](7:0)	(2)	28 <sub>hex</sub>				
Store Conditional	sc	I	M[R[rs]+SignExtImm] = R[rt]; R[rt] - (atomic)? 1:0	(2,7)	38 <sub>hex</sub>				
Store Halfword	sh	I	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 <sub>hex</sub>				
Store Word	SW	1	M[R[rs]+SignExtImm] = R[rt]	(2)	$2b_{hex}$				
Subtract	sub	R	$\mathbf{R}[\mathbf{rd}] = \mathbf{R}[\mathbf{rs}] - \mathbf{R}[\mathbf{rt}]$	(1)	0/22 <sub>hex</sub>				
Subtract Unsigned	supn	R	$\mathbf{R}[\mathbf{rd}] = \mathbf{R}[\mathbf{rs}] - \mathbf{R}[\mathbf{rt}]$		0 / 23 <sub>hex</sub>				
<ul> <li>(1) May cause overflow exception</li> <li>(2) SignExtImm = { 16{immediate[15]}, immediate }</li> <li>(3) ZeroExtImm = { 16{1b'0}, immediate }</li> <li>(4) BranchAddr - { 14{immediate[15]}, immediate, 2'b0 }</li> <li>(5) JumpAddr = { PC+4[31:28], address, 2'b0 }</li> <li>(6) Operands considered unsigned numbers (vs. 2's comp.)</li> </ul>									
			cst&sct pair; R[rt] = 1 if pair atom.	ic. 0 if	not atomic				
BASIC INSTRUCT	ION FO	DRMA	TS						

#### BASIC INSTRUCTION FORMATS

R	opcode	rs	rt	rd	shamt	funct
	3126	25 21	20 16	15 11	10 6	5 0
1	opcode	rs	rt	i :	immediate	e
	31 26	25 21	20 16	15		
J	opcode	 l		address		
	31 26	• 				

<sup>31</sup> 26 25 0 Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, *Computer Organization and Design*, 4th ed.

ARITHMETIC COP	RE INS	TRU	<b>U</b>	OPCODE
				/ FMT /FT
		FOR-		/ FUNCT
NAME, MNEMO		MAT		(Hex)
	bc1t	FI	if(FPcond)PC=PC+4+BranchAddr (4)	
Branch On FP False		FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0//la
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	
0	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add Double	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} + {F[ft],F[ft+1]}$	11/11//0
FP Compare Single	c. <b>x.</b> s•	FR	FPcond = (F[fs] op F[ft])?1:0	11/10//y
FP Compare Double	c.x.d*	FR	$FPcond = ({F[fs], F[fs+1]} op {F[ft], F[ft+1]}) ? 1:0$	11/11//y
* (x is eq. 1t, or	110) (d	op is≞	==, <, or <=) ( y is 32, 3c, or 3c)	
FP Divide Single	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide Double	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} / {F[ft],F[ft+1]}$	11/11//3
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply		FR	$\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} *$	11/11/ /3
Double	mul.d	гк	{F[ft],F[ft+1]}	11/11//2
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract Double	aub.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} - {F[ft],F[ft+1]}$	11/11//1
Load FP Single	lwc1	1	F[rt]=M[R[rs]+SignExtImm] (2)	31///
Load FP Double	lde]	ł	F[rt]=M[R[rs]+SignExtImm]; (2) F[rt+1]=M[R[rs]+SignExtImm+4]	35///
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10
Move From Lo	mflo	R	R[rd] = Lo	0//-/12
Move From Control	mfcC	R	R[rd] = CR[rs]	10 /0//0
Multiply	mult	R	$\{Hi,Lo\} = R[rs] * R[rt]$	0///18
Multiply Unsigned	multu	R	${Hi,Lo} = R[rs] * R[rt]$ (6)	0///19
Shift Right Arith.	sra	R	R[rd] = R[rt] >>> shamt	0///3
Store FP Single	svc.	Ι	M[R[rs]+SignExtInm] = F[rt] (2)	39///
Store FP Double	sdc1	1	M[R[rs]+SignExtInm] = F[rt]; $M[R[rs]+SignExtInm+4] = F[rt+1]$ (2)	3d///

### FLOATING-POINT INSTRUCTION FORMATS

FR	opcode	fnit	ft	fs	fd	funct
	31 26	25 21	20 16	15 II	10 6	5 0
FI	opcode	fmt	ft		immediate	2
	31 26	25 21	20 16	15		Û

#### PSEUDOINSTRUCTION SET

36	CODDING FRUCTION SET		
	NAME	MNEMONIC	OPERATION
	Branch Less Than	blt	if(R[rs] <r[rt]) pc="Label&lt;/th"></r[rt])>
	Branch Greater Than	bgt	if(R[rs]>R[rt]) PC = Label
	Branch Less Than or Equal	ble	if(R[rs]<=R[rt]) PC = Label
	Branch Greater Than or Equal	bge	$if(R[rs] \ge R[rt]) PC = Label$
	Load Immediate	11	R[rd] = immediate
	Move	move	R[rd] = R[rs]

### REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVEDACROSS		
NAME NOMBER		USE	A CALL?		
\$zero	0	The Constant Value 0	N.A.		
\$at	1	Assembler Temporary	No		
\$v0-\$vl	2-3	Values for Function Results and Expression Evaluation	No		
\$a0-\$a3	4-7	Arguments	No		
\$t0-\$t7	8-15	Temporaries	No		
\$s0-\$s7	16-23	Saved Temporaries	Yes		
\$t8-\$t9	24-25	Temporaries	No		
\$k0-\$k1	26-27	Reserved for OS Kernel	No		
\$gp	28	Global Pointer	Yes		
\$sp	29	Stack Pointer	Yes		
\$fp	30	Frame Pointer	Yes		
\$ra	31	Return Address	Yes		

# ASCII Table

Dec	Hex	0ct	Char	Dec	Hex	0ct	Char	Dec	Hex	0ct	Char	Dec	Hex	0ct	Char
0	0	0		32	20	40	[space]	64	40	100	0	96	60	140	`
1	1	1		33	21	41	1	65	41	101	A	97	61	141	а
2	2	2		34	22	42		66	42	102	В	98	62	142	b
3	3	3		35	23	43	#	67	43	103	С	99	63	143	с
4	4	4		36	24	44	\$	68	44	104	D	100	64	144	d
5	5	5		37	25	45	%	69	45	105	E	101	65	145	e
6	6	6		38	26	46	&	70	46	106	F	102	66	146	f
7	7	7		39	27	47		71	47	107	G	103	67	147	g
8	8	10		40	28	50	(	72	48	110	н	104	68	150	h
9	9	11		41	29	51	)	73	49	111	I.	105	69	151	i
10	A	12		42	2A	52	*	74	4A	112	J	106	6A	152	j
11	В	13		43	2B	53	+	75	4B	113	К	107	6B	153	k
12	С	14		44	2C	54	,	76	4C	114	L	108	6C	154	I
13	D	15		45	2D	55	-	77	4D	115	м	109	6D	155	m
14	E	16		46	2E	56		78	4E	116	N	110	6E	156	n
15	F	17		47	2F	57	/	79	4F	117	0	111	6F	157	0
16	10	20		48	30	60	0	80	50	120	Р	112	70	160	р
17	11	21		49	31	61	1	81	51	121	Q	113	71	161	q
18	12	22		50	32	62	2	82	52	122	R	114	72	162	r
19	13	23		51	33	63	3	83	53	123	S	115	73	163	S
20	14	24		52	34	64	4	84	54	124	Т	116	74	164	t
21	15	25		53	35	65	5	85	55	125	U	117	75	165	u
22	16	26		54	36	66	6	86	56	126	V	118	76	166	v
23	17	27		55	37	67	7	87	57	127	w	119	77	167	w
24	18	30		56	38	70	8	88	58	130	х	120	78	170	x
25	19	31		57	39	71	9	89	59	131	Y	121	79	171	У
26	1A	32		58	ЗA	72	:	90	5A	132	Z	122	7A	172	Z
27	1B	33		59	3B	73	;	91	5B	133	[	123	7B	173	{
28	1C	34		60	3C	74	<	92	5C	134	1	124	7C	174	
29	1D	35		61	3D	75	=	93	5D	135	]	125	7D	175	}
30	1E	36		62	3E	76	>	94	5E	136	^	126	7E	176	~
31	1F	37		63	ЗF	77	?	95	5F	137	-	127	7F	177	

# **Positive Power of 2**

Ехр	Val	Exp	Val	Exp	Val	Ехр	Val
2 <sup>0</sup>	1	2 <sup>8</sup>	256	2 <sup>16</sup>	65,536	2 <sup>24</sup>	16,777,216
<b>2</b> <sup>1</sup>	2	2 <sup>9</sup>	512	2 <sup>17</sup>	131,072	2 <sup>25</sup>	33,554,432
<b>2</b> <sup>2</sup>	4	2 <sup>10</sup>	1,024	2 <sup>18</sup>	262,144	2 <sup>26</sup>	67,108,864
<b>2</b> <sup>3</sup>	8	2 <sup>11</sup>	2,048	2 <sup>19</sup>	524,288	2 <sup>27</sup>	134,217,728
<b>2</b> <sup>4</sup>	16	2 <sup>12</sup>	4,096	2 <sup>20</sup>	1,048,576	2 <sup>28</sup>	268,435,456
<b>2</b> <sup>5</sup>	32	2 <sup>13</sup>	8,192	2 <sup>21</sup>	2,097,152	2 <sup>29</sup>	536,870,912
2 <sup>6</sup>	64	2 <sup>14</sup>	16,384	2 <sup>22</sup>	4,194,304	2 <sup>30</sup>	1,073,741,824
27	128	2 <sup>15</sup>	32,768	2 <sup>23</sup>	8,388,608	2 <sup>31</sup>	2,147,483,648

## **Negative Power of 2**

Ехр	Val	Ехр	Val
2 <sup>-1</sup>	0.5	2 <sup>-9</sup>	0.001953125
2 <sup>-2</sup>	0.25	2 <sup>-10</sup>	0.0009765625
2 <sup>-3</sup>	0.125	2 <sup>-11</sup>	0.00048828125
2 <sup>-4</sup>	0.0625	2 <sup>-12</sup>	0.000244140625
2 <sup>-5</sup>	0.03125	2 <sup>-13</sup>	0.0001220703125
2 <sup>-6</sup>	0.015625	2 <sup>-14</sup>	0.00006103515625
2-7	0.0078125	2 <sup>-15</sup>	0.000030517578125
2 <sup>-8</sup>	0.00390625	2 <sup>-16</sup>	0.0000152587890625