Discussion Questions

- D1. Suppose the four stages in some 4-stage pipeline take the following timing: 2ns, 3ns, 4ns, and 2ns. Given 1000 instructions, what is the speedup (in two decimal places) of the pipelined processor compared to the non-pipelined single-cycle processor?
- D2. Let's try to understand pipeline processor by doing a detailed trace. Suppose the pipeline registers (also known as pipeline latches) store the following information:

IF / 1	D	ID / EX	EX	X / MEM	MEM / WB
		MToR	MToR		
		RegWr	RegWr		MTOR
NO NO		MemRd	MemBd		
Co 1g		MemWr			
na		Branch	MemWr		
1 ro		RegDst			Rea₩r
Р		ALUSTC	Branc	h	
		ALUop			
PC+4		PC+4	BrcTg	t	MemRes
OpCode			isZer	0?	
Rs		ALUOpr1	ALURe	s	ALURes
Rt		ALUOpr2	ALUOp	r2	
Rd		Rt	F		
Funct		Rd	DstRN	um	DstRNum
Imm (16)		Imm (32)			

Show the progress of the following instructions through the pipeline stages by filling in the content of pipeline registers. Note that these are the same instructions from Tutorial #5 Question 1 so that you can reuse some of the answers here.

- i. 0x8df80000 # 1w \$24, 0(\$15) #Inst.Addr = 0x100
- ii. 0x1023000C # beq \$1, \$3, 12 #Inst.Addr = 0x100

Assume that registers 1 to 31 have been initialized to a value that is equal to 101 + its register number. i.e. [\$1] = 102, [\$31] = 132 etc. You can put "X" in fields that are irrelevant for that instruction. Do note that in reality, these fields are actually generated but not utilized.

Part (i) has been worked out for you.

i. 0	x8df80	000 # lw	\$24, 0	(\$	\$15)	#Inst .	A	ddr = 0x	:100
IF /]	ID	ID /]	EX		EX / N	1EM		MEN	/I / WB
ч		MToR	1		MToR	1			
Ő		RegWr	1		RegWr	1		MTOR	1
Con		MemRd	1		MemBd	1		MIOK	1
ıtra		MemWr	0		Menieve	1			
01		Branch	0		MemWr	0			
Sig		RegDst	0			v		RegWr	1
yna		ALUSTC	1		Branch	0		- 5	1
		ALUop	00			v			
PC+4	0x104	PC+4	0v104		BrcTgt	X		MomBos	Mam(116)
OpCode	0x23	1014	02104		isZero?	Χ		Mennites	Mem(110)
Rs	\$15	ALUOpr1	116		ALURes	116		ALUPOS	v
Rt	\$24	ALUOpr2	Χ		AT HOP	v		ALUKES	Λ
Rd	Χ	Rt	\$24		ALOOPTZ	Λ			
Funct	X	Rd	X		DetPNum	\$24		DstRNum	\$24
Imm (16)	0	Imm (32)	0		25 CRIVIII	φ 2 4			

D2. Given the following three formulas (See Lecture #20, Section 5 Performance):

$$CT_{seq} = \sum_{k=1}^{N} T_k$$

$$CT_{pipeline} = \max(T_k) + T_d$$

$$Speedup_{pipeline} = \frac{CT_{seq} \times InstNum}{CT_{pipeline} \times (N + InstNum - 1)}$$

For each of the following processor parameters, calculate CT_{seq} , $CT_{pipeline}$ and $Speedup_{pipeline}$ (to two decimal places) for 10 instructions and for 10 million instructions.

	Stages Timing (for 5 stages, in ps)	Latency of pipeline register (in ps)
a.	300, 100, 200, 300, 100 (slow memory)	0
b.	200, 200, 200, 200, 200	40
с.	200, 200, 200, 200, 200 (ideal)	0

Tutorial Questions

1. [AY2014/5 Semester 2 Exam]

Refer to the following MIPS program:

	# rec	jister \$s0 contair	ns a 32-bit value
	# rec	jister \$s1 contair	ns a non-zero 8-bit value
	#	at the right m	nost (least significant) byte
	add	\$t0, \$s0, \$zero	#inst A
	add	\$s2, \$zero, \$zero	• #inst B
lp:	bne	<pre>\$s2, \$zero, done</pre>	#inst C
	beq	<pre>\$t0, \$zero, done</pre>	#inst D
	andi	\$t1, \$t0, 0xFF	#inst E
	bne	\$s1, \$t1, nt	#inst F
	addi	\$s2, \$s2, 1	#inst G
nt:	srl	\$t0, \$t0, 8	#inst H
	j	lp	#inst J
done:	:		

We assume that the register \$s0 contains 0xAFAFFAFA and \$s1 contains 0xFF.

Given a 5-stage MIPS pipeline processor, for each of the parts below, give the total number of cycles needed for the first iteration of the execution from instructions **A** to **H** (i.e. excluding the "**j p**" instruction). Remember to include the cycles needed for instruction **H** to finish the WB stage. Note that the questions are independent from each other.

- (a) With only data forwarding mechanisms and no control hazard mechanism.
- (b) With data forwarding and "assume not taken" branch prediction. Note that there is no early branching.

[Recall that early branching means branch decision is made at stage 2 (Decode stage); no early branch means branch decision is made at stage 4 (Memory stage).]

(c) By swapping two instructions (from Instructions A to H), we can improve the performance of **early branching (with all additional forwarding paths)**. Give the two instructions that can be swapped. You only need to indicate the instruction letters in your answer.

Give the total number of cycles needed for the execution of the whole code in the worst case for each of the following assumptions. You may assume that the jump instruction (j) computes the address of the instruction to jump to in the MEM stage.

- (d) With only data forwarding mechanisms and no control hazard mechanism.
- (e) With data forwarding and "assume not taken" branch prediction. Note that there is no early branching.

2. [AY2017/8 Semester 2 Exam]

Refer to the MIPS code below. *A* and *B* are integer arrays whose base addresses are in **\$s0** and **\$s1** respectively. The arrays are of the same size *n* (number of elements). **\$s2** contains the value *n*. For this question, we will focus on the code from Instruction 1 onwards.

.data	a													
A: .wo	ord 11	L, 9,	31, 2	, 9), 1	, 6,	10							
B: .wo	ord 3	, 7, 2	2, 12,	11	L, 41	L, 1	19, 3	35						
n: .wo	ord 8													
.text														
main:	la	\$s0,	A	#	\$s0	is	the	base	add	lres	s of	arra	ay A	
	la	\$s1,	В	#	\$s1	is	the	base	add	lres	s of	arra	ау В	
	la	\$t0,	n	#	\$t0	is	the	addr	of	n (size	of a	array)	
				#	\$s2	is	the	conte	ent	of	n			
	beq	\$s2,	\$zero	, 1	End	#	Inst	t1						
	addi	\$t8,	\$s2,	-1		#	Inst	t2						
	sll	\$t8,	\$t8, 2	2		#	Inst	t3						
Loop:	add	\$t0,	\$s0,	\$t8	3	#	Inst	t4						
	add	\$t1,	\$s1,	\$t8	3	#	Inst	t5						
	lw	\$t2,	0(\$t0)		#	Inst	t6						
	lw	\$t3,	0(\$t1)		#	Inst	t7						
	andi	\$t4,	\$t3,	3		#	Inst	t8						
	addi	\$t4,	\$t4,	-3		#	Inst	t9						
	beq	\$t4,	\$zero	, ž	4 <i>1</i>	#	Inst	t10						
	add	\$t2,	\$t2,	\$t3	3	#	Inst	t11						
	j	A2				#	Inst	t12						
A1:	addi	\$t2,	\$t2,	1		#	Inst	t13						
A2:	SW	\$t2,	0(\$t0)		#	Inst	t14						
	addi	\$t8,	\$t8,	-8		#	Inst	t15						
	slt	\$t7,	\$t8,	\$z€	ero	#	Inst	t16						
	beq	\$t7,	\$zero	, 1	Loop	#	Inst	t17						
End:														

Assuming a 5-stage MIPS pipeline system with forwarding and early branching, that is, the branch decision is made at the ID stage. No branch prediction is made and no delayed branching is used. For the jump (j) instruction, the computation of the target address to jump to is done at the ID stage as well.

Assume also that the first **beq** instruction begins at cycle 1.

- (a) Suppose arrays A and B now each contains <u>200</u> positive integers. What is the minimum number and maximum number of instructions executed? (Consider only the above code segment from Inst1 to Inst17.)
- (b) List out the instructions where some stall cycle(s) are inserted in executing that instruction in the pipeline. These include delay caused by data dependency and control hazard. You may write the instruction number InstX instead of writing out the instruction in full.
- (c) How many cycles does one iteration of the loop (from Inst1 to Inst17) take if the **beq** instruction at Inst10 branches to *A1*? You have to count until the WB stage of Inst17.
- (d) How many cycles does one iteration of the loop (from Inst1 to Inst17) take if the **beq** instruction at Inst10 does not branch to *A1*? You have to count until the WB stage of Inst17.

A blank pipeline chart is shown in the next page for your use.

1	2	3	4	5	6	7	8	9	1 0	1 1	1 2	1 3	1 4	1 5	1 6	1 7	1 8	1 9	2 0	2 1	2 2	2 3	2 4	2 5	2 6	2 7	2 8	2 9	3 0

3. [AY2020/21 Semester 2 Exam]

Study the following MIPS code on integer arrays *A* and *B* which contain the same number of elements. \$s0 and \$s1 contain the base addresses of *A* and *B* respectively; \$s2 is the number of elements in array *A*; \$s5 is *count*.

	add	\$s5,	\$0,	\$0	#	I1
	add	\$t0,	\$O,	\$0	#	12
loop:	slt	\$t8,	\$t0,	, \$s2	#	13
	beq	\$t8,	\$0,	end	#	I4
	sll	\$t1,	\$t0,	, 2	#	15
	add	\$t3,	\$t1,	, \$s0	#	16
	lw	\$s3,	0(\$1	:3)	#	17
	andi	\$t9,	\$s3	, 1	#	18
	beq	\$t9,	\$O,	skip	#	19
	add	\$t4,	\$t1,	, \$s1	#	I10
	lw	\$s4,	0 (\$1	:4)	#	I11
	sub	\$s3,	\$s3	, \$s4	#	I12
	sw	\$s3,	0 (\$1	:3)	#	I13
	addi	\$s5,	\$s5,	, 1	#	I14
skip:	addi	\$t0,	\$t0,	, 1	#	I15
	j	loop			#	I16
end:						

Assuming a 5-stage MIPS pipeline and all elements in array *A* are positive odd integers, answer the following questions. You need to count until the last stage of instruction I16.

(a) How many cycles does this code segment take to complete its execution in the first iteration (I1 to I16) in an ideal pipeline, that is, one with no delays?

For parts (b) to (d) below, given the assumption for each part, how many <u>additional cycles</u> does this code segment (I1 to I16) take to complete its execution in the first iteration as compared to an ideal pipeline? (For example, if part (a) takes 12 cycles and part (b) takes 20 cycles, you are to answer part (b) with the value 8 and not 20.)

- (b) Assuming <u>without forwarding and branch decision is made at MEM stage (stage 4)</u>. No branch prediction is made and no delayed branching is used.
- (c) Assuming <u>without forwarding and branch decision is made at ID stage (stage 2)</u>. No branch prediction is made and no delayed branching is used.
- (d) Assuming with forwarding and branch decision is made at ID stage (stage 2). Branch prediction is made where the branch is predicted not taken, and no delayed branching is used.
- (e) Assuming the setting in part (d) above and you are not allowed to modify any of the instructions, is it possible to reduce the additional delay cycles in part (d) by rearranging some instructions, and if possible, by how many cycles? Explain your answer. (Answer with no explanation will not be awarded any mark.)