|
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
6. |
Pose queries to
the inference procedure
|
|
|
What are the
possible sets of values of all the
|
|
|
terminals for the
adder circuit?
|
|
|
i1,i2,i3,o1,o2
Signal(In(1,C1)) = i1 Signal(In(2,C1))
= i2
|
|
|
Signal(In(3,C1))
= i3 Signal(Out(1,C1)) = o1
|
|
|
Signal(Out(2,C1))
= o2
|
|
|
7. |
Debug the
knowledge base
|
|
|
|
May have omitted
assertions like 1 ≠ 0
|
|
|
|