Dynamic Binary Translation for SGX Enclaves

JINHUA CUI, National University of Defense Technology, China and National University of Singapore, Singapore

SHWETA SHINDE†, ETH Zurich, Switzerland

SATYAKI SEN, PRATEEK SAXENA∗, and PINGHAI YUAN∗, National University of Singapore, Singapore

Enclaves, such as those enabled by Intel SGX, offer a hardware primitive for shielding user-level applications from the OS. While enclaves are a useful starting point, code running in the enclave requires additional checks whenever control or data is transferred to/from the untrusted OS. The enclave-OS interface on SGX, however, can be extremely large if we wish to run existing unmodified binaries inside enclaves. This paper presents Ratel, a dynamic binary translation engine running inside SGX enclaves on Linux. Ratel offers complete interposition, the ability to interpose on all executed instructions in the enclave and monitor all interactions with the OS. Instruction-level interposition offers a general foundation for implementing a large variety of inline security monitors in the future.

We take a principled approach in explaining why complete interposition on SGX is challenging. We draw attention to 5 design decisions in SGX that create fundamental trade-offs between performance and ensuring complete interposition, and we explain how to resolve them in the favor of complete interposition. To illustrate the utility of the Ratel framework, we present the first attempt to offer binary compatibility with existing software on SGX. We report that Ratel offers binary compatibility with over 200 programs we tested, including micro-benchmarks and real applications such as Linux shell utilities. Runtimes for two programming languages, namely Python and R, tested with standard benchmarks work out-of-the-box on Ratel without any specialized handling.

CCS Concepts: • Security and privacy → Trusted computing; Software security engineering.

Additional Key Words and Phrases: Trusted execution environments, trusted computing, TEEs, enclaves, SGX design restrictions, complete interposition, dynamic binary translation, dynamorio, compatibility, instrumentation, porting, lift and shift

1 INTRODUCTION

Commercial processors today have native support for trusted execution environments (TEEs) to run user-level applications in isolation from other software on the system. A prime example of such a TEE is Intel Software Guard eXtensions (SGX) [59]. The hardware-isolated environment created by SGX, commonly referred to as an enclave, runs a user-level application without trusting privileged software. Enclaves offer a good basis for isolation, as they do not necessarily place trust on the OS and allow us to restrict the code base to trust. Further, they open up the possibility of reverse sandboxing, where the enclaved application protects itself from attacks arising from the OS [49].

SGX exposes an extremely large interface between the enclave and the OS, including the potential to transfer control to the OS at every memory access (e.g. via memory faults) or instruction executed (e.g. via timer interrupts and exceptions).

∗Corresponding author.
†Part of the research was done while at National University of Singapore and University of California, Berkeley.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.
© 2022 Association for Computing Machinery.

Manuscript submitted to ACM
Furthermore, the demand for running commodity applications inside SGX has surged, but these applications are not written to deal with the threat of a malicious OS. Therefore, the ability to interpose on all control and data passed on the enclave-OS interface is an important building block. Such interposition can be used for implementing compatibility frameworks, a host of well-known inline security monitors, and sandboxing techniques inside enclaves [14, 47, 73, 83, 84].

Complete interposition on enclave-OS interface is a known challenge. For example, a long line of work on frameworks which aim to run existing software on SGX highlights the difficulty of ensuring compatibility [16, 20, 30, 72, 75]. In this work, we address this challenge by taking a new approach: we enable dynamic binary translation (DBT), i.e., the ability to interpose on all enclave instructions executed in the enclave. Our work enables DBT on Intel SGX enclaves for unmodified x86_64 Linux binaries by designing a system called Ratel. Ratel is available open-source [1] and it builds on DynamoRIO, an industrial-strength DBT engine originally designed for non-enclave code [24]. The Ratel DBT engine does not trust the OS, and enclave applications running on Ratel are assumed to be unaware of its presence.

A security monitor implemented using Ratel can mediate and intercept on all instructions, entry-exits, system calls, dynamically generated code, asynchronous events, virtual address accesses, and run-time loading of code and data in the enclave—a foundation for implementing a wide variety of security-related instrumentation on enclaves in the future, without specializing to individual applications or language runtimes.

To illustrate one advantage of such seamless interposition, in this work, we use Ratel to build a binary compatibility layer for SGX. Binary compatibility creates the illusion for an unmodified application binary as if it is running in a normal OS process, rather than in a restricted environment such as an enclave. In designing this layer, we observe several trade-offs arise between ensuring complete interposition on the OS-enclave boundary and the resulting performance. These trade-offs are orthogonal to security concerns pointed out in prior works (c.f. Iago attacks [31], side-channels [90]). We observe that these trade-offs are somewhat fundamental and rooted in 5 specific restrictions imposed by the SGX design, which create sweeping incompatibility with multi-threading, memory mapping, synchronization, signal-handling, shared memory, and other commodity OS abstractions. Our design resolves these trade-offs consistently in the favor of complete interposition rather than performance. In this sense, our work departs from prior works.

Ratel is the first system that enables DBT and binary compatibility for SGX, to the best of our knowledge. Prior works have proposed a number of different ways of achieving partial compatibility—offering specific programming languages for authoring enclave code [17, 64, 86], keeping compatibility with container interfaces [16, 49], or conformance to specific versions of library interfaces provided by library OSes [20, 30, 68, 72, 75]. All of these designs, however, assume that the application binaries run benign code that uses a particular prescribed interface to achieve compatibility on SGX—for example, application binaries are expected to be relinked against specific versions of libraries (e.g., musl, libc, glibc), ported to a customized OS, or containerized. In contrast, Ratel interposes at the instruction-level execution of unmodified program binaries in the enclave, and this approach conceptually does not require such strong assumptions.

Results. We highlight 3 results showing the egalitarian compatibility offered by Ratel. First, we find that Ratel supports more than one language runtimes (e.g. Python and R) out-of-the-box, without requiring any language-specific design decisions. Second, we successfully run a total of 203 unique unmodified binaries across 5 benchmark suites (58 binaries), 4 real-world application use-cases (12 binaries), and 133 Linux utilities. These encompass various work-load profiles including CPU-intensive (SPEC 2006), I/O system call intensive (FSCQ, IOZone), system stress-testing (HBenchOS), multi-threading support (Parsec-SPLASH2), a machine learning library (Torch), and real-world applications demonstrated in prior works on SGX. Ratel offers compatibility but does not force applications to use any specific libraries or higher-level interfaces. At the same time, our presented techniques work without any specialization per
target application or runtime, highlighting that DBT can be a general solution to compatibility on enclaves. Lastly, we show that Ratel has comparable\(^1\) or better compatibility than Graphene-SGX, which requires relinking with a particular version of libc, and is one of the longest maintained SGX compatibility infrastructure available publicly.

2 WHY IS COMPLETE INTERPOSITION CHALLENGING?

Intel SGX allows execution of code inside a hardware-isolated environment called an enclave for running user-level application code [35].\(^2\) Our goal is to interpose on all the instructions executed inside the enclave. This is a challenge on SGX because of its severe threat model and restrictions placed on enclave code. The OS is not trusted in this threat model. SGX enforces confidentiality and integrity of enclave-bound code and data. All enclave memory is private and only accessible when executing in enclave-mode. Data exchanged with the external world (e.g., the host application or OS) must reside in public memory which is not protected. At runtime, execution control can only synchronously enter an enclave via ECall and exit an enclave via OCall, which are primary interfaces provided by SGX for effecting system calls (syscalls). Any illegal instructions or exceptions in the enclave execution are asynchronous entry-exit points. SGX restricts these to pre-specified points in the program. If the enclave execution is interrupted asynchronously, SGX saves the enclave code execution context and resumes it at the entry point later [2].

2.1 Restrictions Imposed by SGX Design

Intel SGX protects the enclave by enforcing strict isolation at several points of interactions between the OS and the user enclave code. We outline 5 restrictions that the design of SGX imposes:

**R1. Spatial memory partitioning.** SGX enforces spatial memory partitioning. It reserves a region that is private to the enclave and the rest of the virtual memory is public. Memory can either be public or private, not both.

**R2. Static memory partitioning.** The enclave has to specify the spatial partitioning statically. The size, type (e.g., code, data, stack, heap), and permissions for its private memory have to be specified before creation and these attributes cannot be changed at runtime.

**R3. Non-shareable private memory.** An enclave cannot share its private memory with other enclaves.

**R4. 1-to-1 private virtual memory mappings.** Private memory spans over a contiguous virtual address (VA) range, the start address of which is decided by the OS. The private VA space has a 1-to-1 mapping with the physical address (PA) space.

---

\(^1\)We chose not to support fork in Ratel [19].

\(^2\)Unless stated otherwise, we use the term Intel SGX v1 to refer to the hardware as well as the trusted platform software (TPS) and the trusted software development kit (SDK), as shown in Figure 2.
**R5. Fixed entry points.** An enclave can only resume execution from its last point and context of exit. Any other entry points/contexts have to be statically pre-specified in the binary as valid ahead of time.

### 2.2 Ramifications on Incompatibility

Restrictions R1-R5 are a systematic way to understand the incompatibility created by design choices in SGX with the OS and application functionality. Table 1 summarizes the effect. All of the restrictions apply to SGX v1 [12]. R1-R4 apply to SGX v2 [58, 89], but R2 is relaxed because SGX v2 enables dynamic page creation and permission changes. Thus, for the rest of the paper, we describe our design based on SGX v1. We discuss their specific differences to SGX v2 and its ramifications in Section 7.2.

**R1.** Since SGX spatially partitions the enclave memory, any data which is exchanged with the OS requires copying between private and public memory. In normal applications, an OS assumes that it can access all the memory of a user process, but this is no longer true for enclaves. Any syscall arguments that reside in enclave private memory are not accessible to the OS or the host process. The enclave has to explicitly manage a public and a private copy of the data to make it accessible externally and to shield it from unwanted modification when necessary. We refer to this as a *two-copy mechanism*. Thus, R1 breaks functionality (e.g., system calls, signal handling, futex), introduces non-transparency (e.g., explicitly synchronizing both copies), and introduces security gaps (e.g., TOCTOU attacks [31, 43]).

**R2.** Applications often require changes to the size or permissions of enclave memory. For example, memory permissions change after dynamic loading of libraries (e.g., dlopen) or files (e.g., mmap), executing dynamically generated code, creating read-only zero-ed data segments (e.g., .bss), and for software-based isolation of security-sensitive data. The restriction R2 is incompatible with such functionality. To work with this restriction, applications require careful semantic changes: either weaken the protection (e.g., read-and-execute instead of read-or-execute), use the two-copy mechanism, or rely on some additional form of isolation (e.g., using segmentation or software instrumentation).

**R3.** SGX has no mechanism to allow two enclaves to share parts of their private memory directly. This restriction is incompatible with the synchronization primitives like locks and shared memory when there is no trusted OS synchronization service. Keeping 2 copies of a shared lock breaks its semantics and creates a chicken-and-egg issue: how to synchronize the 2 copies without another trusted synchronization primitive.

**R4.** When applications demand new virtual address mappings (e.g., malloc), the OS adds these mappings. Normally, applications can ask the OS to map the same physical page at several different offsets, either with same or different permissions—for example, say when the same file is mapped as read-only at two places in the program space. On SGX, however, the same PA cannot be mapped to multiple enclave VAs. Any such mappings lead to memory protection faults.

**R5.** SGX starts or resumes enclave execution only from controlled entry points, i.e., which have to be statically identified virtual addresses. Entry/exit points such as those via system calls are feasible to identify statically. However, there are several unexpected entry points to an application when we run them unmodified in an enclave (e.g., due to exception-generating instructions or faulting memory accesses). Determining all potential program points across the enclave boundary is not straightforward. When the control re-enters the enclave after an exit (e.g., an OCALL), SGX requires that the program execution context at the time of exit and re-entry should be the same. This does not adhere to typical program functionality. Normally, if the program wants to execute custom error handling code, say after a divide-by-zero (SIGFPE) or illegal instruction (SIGILL), it can resume execution at a handler function in the binary with appropriate execution context setup by the OS. On the contrary, SGX will resume enclave execution at the same instruction and same context (not the OS setup context for exception handling), thus re-triggering an exception if naively handled.
It is possible to enable compatibility with exceptions by using the SGX features for exception handling [59]. However, it requires inserting logic to update exception handling data structures (e.g., SSA, enclave stack for EENTER, ERESUME) before and after the exception occurs. Doing such changes in unmodified binaries, though not conceptually impossible, is complex and intricate. Our design needs to prevent overriding any pre-existing legitimate behavior of the enclave binary and ensure that the context expected by the application binary remains the same, i.e., as if the binary was running outside the enclave. We explain the challenges and our design in Section 3. Section 4 provides details.

3 OVERVIEW

Our work poses the following question: Can complete interposition on the OS-enclave interfaces be achieved on the SGX platform? We present the first system that allows interposing on all enclave-bound instructions, by enabling a widely-used dynamic binary translation (DBT) engine inside SGX enclaves. Our system is called Ratel.

Before we present the design of our DBT engine, we emphasize a key design trade-off: Working with restrictions R1 – R5, we observe that one is forced to choose between complete interposition at the OS-enclave interfaces and performance. We explain these trade-offs in Section 3.2. Our design picks completeness of interposition over performance, wherever necessary. In this design principle, it fundamentally departs from prior work.

Several different approaches to enable applications in SGX enclaves have been proposed. In nearly all prior works, performance consideration dominates design decisions. A prominent way to side-step the performance costs of ensuring compatibility is to ask the application to use a prescribed program-level interface or API. The choice of interfaces varies. They include specific programming languages [33, 41, 44, 86], application frameworks [53], container interfaces [16], and particular implementations of standard libc interfaces. Figure 1 shows the prescribed interfaces in three approaches, including library OSes and container engines, and where they intercept the application to maintain compatibility. Given
that complete instruction-level interposition is not the objective of prior works, they handle only subsets of R1 – R5. One drawback of these approaches is that if an application does not originally use the prescribed API, the application needs to be rewritten, recompiled from source, or relinked against specific libraries. Further, enclave programs may invoke the OS interfaces directly outside the prescribed API. The approach of complete interposition at the lowest level of interfaces (i.e. at each executed instruction) offers a powerful way of providing compatibility without specializing to specific target applications or making any such assumptions on the application behavior.

As an illustration of its utility, we show that we can build a binary compatibility layer for Linux-based SGX enclaves on RATEL. Application binaries are originally created with the intention of running on a particular OS in an unrestricted OS process environment. A binary compatibility layer runs below the application and translates any code illegal in the restrictive SGX environment to the appropriate enclave-OS interfaces. In concept, application code is thus free to use any library, direct assembly code, and runtime that uses the Linux system call interfaces. Furthermore, RATEL has about 26 additional instruction-level runtime profilers and monitors, which are pre-existing in our baseline DBT engine (see Section 6.4). These become available to applications running on SGX enclaves directly. Such instrumentation can be used for debugging, resource accounting, or implementing inline security monitors for enclaved code in the future.

3.1 Background on DBT

Dynamic binary translation (DBT) is a well-known approach to binary code instrumentation and implementing inline reference monitors. It intercepts each instruction in a program before it executes [52]. In this paper, we choose DynamoRIO as our DBT engine, since it is open-source and widely used in industry [24]. Vanila DynamoRIO works much like a just-in-time compilation engine which dynamically re-generates (and instruments) code of the application running on it. At a high level, DynamoRIO first loads itself and then loads the application code in a separate part of the VA space, as shown in Figure 2. Similarly, it sets up two different contexts, one for itself and one for the application. DynamoRIO can update the code on-the-fly before putting it in the code cache by re-writing instructions (e.g., convert a syscall instruction to a stub or library function call). Such rewriting ensures that DynamoRIO engine takes control before each block of code executes, enabling the ability to interpose on every instruction. Instrumented code blocks are placed in a region of memory called a code cache. When the code cache executes, DynamoRIO regains control as the instrumentation logic desires. It does post-execution updates to itself for book-keeping or to the program’s state. Additionally, DynamoRIO hooks on all events intended for the process (e.g., signals). The application itself is prevented from accessing DynamoRIO memory via address-space isolation techniques [52]. Thus, it acts as an arbiter between the application’s binary code and the external environment (e.g., OS, filesystem) with complete interposition.

The original DynamoRIO engine is designed to work for non-enclave code. We adapt it to work inside SGX enclaves, resulting in our RATEL system. To contrast it with the approach of changing libc, DBT intercepts the application right at the point at which it interacts with the OS (Figure 1) for SGX compatibility. RATEL retains the entire low-level instruction translation and introspection machinery of DynamoRIO, including the code cache and its performance optimizations. This enables reusing well-established techniques for application instrumentation and performance enhancements. We eliminate the support for auxiliary client plugins to reduce TCB, but a suite of built-in runtime profilers (see Table 12) which do not use the DynamoRIO client plugin interfaces are retained in RATEL.

DynamoRIO instrumentation capability is also designed to execute a race-free application without introducing any new races [26]. To achieve this, vanilla DynamoRIO engine itself outlines the following design principles:

---

3Another option is Intel Pin [50], but it is not open-source.

Manuscript submitted to ACM
(a) **DynamoRIO injects itself into existing threads.** DynamoRIO does not create any new threads during its own execution. Instead, it uses application threads to perform all translation operations.

(b) **Separate DynamoRIO and application locks.** DynamoRIO does not re-use application locks for its own synchronization. It introduces new lock variables and exclusively uses them. Further, DynamoRIO does not modify any lock operations of the application code.

(c) **Lock ordering to avoid deadlocks.** DynamoRIO does not hold any locks when the application code in the code cache holds locks. This way locks held by the application have higher priority in the order in which locks must be acquired, a well-known way of avoiding deadlocks.

(d) **Memory consistency for race-free applications.** The original DynamoRIO implementation only inserts memory reads for indirect branches and certain system call arguments. To safeguard consistency for memory reads, DynamoRIO does not insert additional memory access or modify the order of accesses in the application. For system call processing, DynamoRIO uses locks following the principles (a), (b), and (c). Applications that originally have race conditions are not protected by DynamoRIO, but this is unavoidable.

The four principles above avoid introducing any new concurrency bugs (e.g. race conditions) in the translated application. We explain how our approach in RATEL piggybacks on such thread-safety to ensure there are no concurrency issues beyond those which exist in the logic of the original translated program in Section 3.3.

### 3.2 RATEL Approach

RATEL provides compatibility for both the DynamoRIO DBT engine as well as any application binary code that DynamoRIO translates. We provide a high-level overview of our design and explain its key trade-offs.

**High-level Overview.** As a first step, RATEL loads the DynamoRIO dynamic translation engine at a specific location in virtual memory, which we denote as $A$. Let us say that the vanilla dynamic translation engine in DynamoRIO is coded to access virtual address memory regions denoted as $B$ and the target application accesses regions $C$ respectively. The basic principle behind the design of RATEL is to ensure referential transparency: whenever the DynamoRIO engine accesses any virtual address that would have been a location in $B$ (without RATEL), it must now access the corresponding location with base at the relocated address $A$ in RATEL. Similarly, if the application would have accessed a location in $C$ originally, RATEL must ensure that it accesses the corresponding to its translated location. To do this, RATEL must (a) intercept all operations that create virtual memory maps (e.g., via static and dynamic loading), and (b) keeps an address translation table in $A$ for translating program accesses made by the target application dynamically. Note that such referential transparency for memory accesses provides compatibility with position-independent code, dynamically generated code, and shadow memory data structures (e.g., shadow stacks) that the application may have originally used—the memory references at runtime resolve consistently to the same translated address and the values read/written as thus consistent with the original run. For security, RATEL must ensure that all accesses to $A$ originate from the dynamic translation engine itself, and the application code is unable to access $A$ directly—a memory isolation policy. RATEL enforces this policy for the dynamic translation engine by modifying its code statically. For the target application, memory isolation can be enforced at runtime through the instruction rewriting capability of DynamoRIO itself, as done in program shepherding [52].

In addition, RATEL modifies DynamoRIO to adhere to SGX virtual memory limitations (R1-R4). In designing RATEL, we statically change the DynamoRIO code to load it at a fixed memory region $A$. Note that $A$ can be fixed at the time of initialization of the process (loading), therefore, it does not break compatibility with address-space layout randomization.
This allows us to load Ratel and start its execution without violating the memory semantics of SGX. We register a fixed entry point in Ratel when entering or resuming the enclave. This entry point acts as a unified trampoline, such that upon entry, Ratel decides where to redirect the control flow, depending on the previously saved context. In DynamoRIO code, we statically replace all instructions that are illegal in SGX with an external call that executes outside the enclave. Thus, Ratel execution itself is guaranteed to never violate R5.

Ratel has complete control over the loading and running of the translated application binary. Therefore, to ensure that the application adheres to R1-R5, Ratel dynamically rewrites the instructions before they are executed from the code cache. To keep compatibility with R2, we statically initialize the virtual memory size of the application to the maximum allowed by SGX; the type and permissions of memory are set to the specified type in the original binary. Ratel augments its memory manager to keep track of and transparently update the application memory layout as it changes during execution. At runtime, the application can make direct changes to its own virtual memory layout via system calls. Ratel dynamically adapts these changes to SGX by making two copies, wherever necessary, or by relocating the virtual address regions. Ratel intercepts all application interactions with the OS. It modifies application parameters, OS return values and events for monitoring indirect changes to the memory (e.g., thread creation). Before executing any application logic, Ratel scans the code cache for any instructions (e.g., syscall, cpuid) that may potentially be deemed as illegal in SGX and replaces it with an external call. In the other direction, Ratel also intercepts OS events on the behalf of the application. Upon re-entry, if the event has to be delivered to the application (e.g., signals for application itself), it sets/restores the appropriate execution context and resumes execution via the trampoline. In this way, Ratel remedies the application on-the-fly to adhere to R1-R5.

3.3 Resolving Key Design Trade-offs

Ratel helps to interpose on the enclave code without relying on the untrusted OS. In doing so, the SGX restrictions R1 – R5 give rise to trade-offs between ensuring complete interposition and having low performance overheads. We point out that these are somewhat fundamental and apply to Ratel and other compatibility efforts equally. However, Ratel chooses completeness in its interposition over performance, whenever conflicts arise.

Two-copy mechanism for R1 & R2. Due to restriction R1, whenever the application wants to read or write data outside the enclave, the data needs to be placed in public memory. Computing on data in public memory, which is exposed to the OS, is insecure. Therefore, if the application wishes to securely compute on the data, a copy must necessarily be maintained in a separate private memory space, as R2 forbids making changes to the memory permissions dynamically. Specifically, we use a two-copy mechanism, instances of which repeat throughout the design. Consider that case where an enclave wishes to write data to a file. The OS cannot access the buffer in enclave private memory. Here, the enclave can utilize a two-copy design, in which we place the file data in public memory. The enclave keeps an additional copy i.e., the second copy of that data in its private memory. When the enclave wishes to update the file, the enclave updates the private and the public copy. When reading data from the public memory such as a file, an enclave must copy the data to private memory and check it before further use.

The above two-copy design pattern is used in other scenarios in Ratel too, specifically, when the enclave shares data with the OS (e.g., for system call handling) and when the data in its private memory needs to have different permissions over time. The OS can manipulate the public memory content at any time—while the enclave is computing on the data, after the enclave’s check but before its use. Such changes by the OS can result in TOCTOU bugs. Keeping a separate private copy in the enclave reduces the attack surface. The other scenario where two-copy design comes useful is when
the enclave wants to change the permissions of its private memory, such as in switching read-only data to executable / writable, but within the enclave itself. Such permission switching for memory region is disabled on SGX due to R2. To address this, the two-copy mechanism creates a copy of the data in an additional separate memory region inside private memory, such that the new region has the new permissions. The two-copy mechanism, however, incurs both space and computational performance overheads. Every update to the data causes at least a memory copy operation. The total overhead depends on the application’s workload characteristics (kinds and frequency of shared data accesses) and can vary from 10% for CPU-intensive workloads to $10^\times$ for IO-intensive workloads (see Section 6.3).

**Memory Sharing for R3 & R4.** R3 creates an "all or none" trust model for enclaves. Either memory is shared with all entities (including the OS) or kept private to one enclave. R4 restricts sharing memory within an enclave further. These restrictions conflict with semantics of shared memory and synchronization primitives. For instance, synchronization primitives such as futexes are implemented with a single memory copy that the OS is trusted to manage securely—such a design is in direct conflict with the SGX security model. To implement such abstractions securely, designs on SGX must rely on a trusted software manager which necessarily resides in an enclave, since the OS is untrusted (see Section 4.4). Applications can then maintain compatibility with locks and shared memory abstractions. But, this comes at a trade-off in performance costs: access to shared memory or synchronization primitives, which are originally inexpensive memory accesses, turn into (possibly remote) procedure calls to the trusted manager enclave.

**Secure entry-points for R5.** Restriction R5 requires that whenever the enclave resumes control after an exit, the enclave state (or context) should be the same as right before exit. This implies that the security monitor (e.g., the DBT engine) must take control before all exit points and after resumption, to save-restore contexts—otherwise, the interposition can be incomplete, creating security holes and incompatibility. Without guarantees of complete interposition, the OS can return control into the enclave, bypassing security checks that the DBT engine implements. The price for complete interposition on binaries is performance—the DBT engine must intercept all entry/exit points and simulate additional context switches in software. Prior approaches, such as library OSes, choose performance over completeness in interposition, by asking applications to link against specific library interfaces which constrict enclave-OS interaction via certain specified library interfaces. But, this does not enforce complete interposition. Applications, due to bugs or when exploited, can make direct OS interactions without using the prescribed API, use inline assembly, or override entry handlers setup by the library OS. All scenarios in which applications go outside the prescribed interfaces, the library OS design requires special handling.

Several additional security considerations arise in the implementation details of our design. These include (a) avoiding naïve designs that have TOCTOU attacks; (b) saving and restoring the execution context from private memory; (c) maintaining RateL-specific metadata in private memory to ensure integrity of memory mappings that change at runtime; and (d) explicitly zeroing out memory content and pointers after use. We explain them inline in Section 4.

### 3.4 Threat Model & Scope

RateL is best viewed as a general framework for instruction-level interposition on enclaved binaries, rather than a stand-alone sandboxing engine that protects enclaves against all possible OS attacks. RateL itself does not trust the OS or any security guarantees the OS provides. Binaries running on top of RateL otherwise follow the same threat model as vanilla DBT engines [82]. Application binaries are assumed to not be aware of the presence of RateL—they are benign binaries but which can be exploited via externally-provided inputs. Under exploitation, malicious code may execute on RateL. RateL provides instruction-level instrumentation of all instructions executed and does not provide...
any higher-level security guarantees beyond that. For example, malicious code can readily determine that it is running on RateL [42] and, therefore, RateL is not suitable for analyzing analysis-evading malicious code. Using the instruction-level monitoring capability, the vanilla DynamoRIO engine itself provides certain built-in security mechanisms, which are preserved in RateL. Specifically, ASLR for all heap regions is turned on and the code cache is randomized. RateL isolates the stack, dynamically allocated memory, and file-mapped I/O regions through instrumentation. The main new challenges highlighted in this work are those due to enabling DBT on SGX, while most other threats to DBT-based instrumentation are pre-existing and known. The design trade-offs we emphasize apply to any interposition framework that runs on SGX, but have not been emphasized clearly in prior works.

Building an end-to-end secure sandbox on top of RateL requires additional security mechanisms, which are common to other systems and are previously known. These mechanisms include encryption/decryption of external file or I/O content [16, 30, 49, 72], sanitization of OS inputs to prevent Iago attacks [31, 51, 77, 81], defenses against known side-channel attacks [22, 48, 66, 73, 74], additional attestation or integrity of dynamically loaded/generate code [44–46, 85], and so on. These are important but largely orthogonal to our focus.

Our binary compatibility layer has support for large majority but not all of the Linux system calls. The most notable of these unsupported system calls is fork which is used for multi-processing. Since RateL does not support multi-process applications, we support locks and synchronization primitives for threads within a single enclave. The basic design of RateL can be extended to support fork with the two-copy mechanism, similar to prior work [30, 75]. However, maintaining compatibility with fork blindly is a questionable design decision, especially for enclaves, as has been argued extensively [19]. A recent work on SGX compatibility has left out support for fork and multi-enclave locks based on the same observation [72].

4 RATEL DESIGN

We explain how RateL handles syscalls, memory, threads, synchronization, and exceptions/signals inside SGX enclaves.

4.1 Syscalls & Unanticipated Entry-Exits

SGX does not allow enclaves to execute several instructions such as syscall, cpuid, and rdtsc. If the enclave executes them, SGX exits the enclave and generates a SIGILL signal. Gracefully recovering from the failure requires re-entering the enclave at a different program point. Due to R5, this is disallowed by SGX. In RateL, either DynamoRIO or the application can invoke illegal instructions, which may create unanticipated exits from the enclave.

RateL changes DynamoRIO logic to convert such illegal instruction to stubs that either delegate or emulate the functionality. For the target application, whenever RateL observes an illegal instruction in the code cache, it replaces the instruction with a call to the RateL syscall handler function. RateL has three ways of handling system call execution:

1. **Complete delegation**: Entirely delegate the syscall instruction and handler to code outside the enclave;
2. **Partial delegation**: Execute the syscall instruction outside, and then update the private in-enclave state; or
3. **Emulation**: Completely simulating the syscall behavior with a handler inside the enclave.

RateL uses complete delegation for file, networking, and timer related system calls. It uses partial delegation for memory management, threads, and signal handling. We outline the details of other syscall subsystems that are fully or partially emulated by RateL in Sections 4.2, 4.3, 4.4, and 4.5. RateL uses emulation for very few system calls. For example, the arch_prctl syscall is used to read the FS base. RateL emulates it by executing a rdfsbase instruction.
**Creating and Synchronizing Memory Copies.** Syscalls access process memory for input-output parameters and error codes. Since enclaves do not allow this, for delegating the syscall outside the enclave, RATEL creates a copy of input parameters from private memory to public memory. This includes simple value copies as well as deep copies of structures. The OS then executes the syscall and generates results in public memory. After the syscall completes, RATEL copies back the OS-provided return values and error codes to private memory.

Memory copies alone are not sufficient. For example, when loading a library, the application uses `dl_open` which in turn calls `mmap`, which must execute outside the enclave. Thus the `mmap` call outside the enclave will map the library in the untrusted public address space of the application. However, the original intent of the application is to map the library inside the enclave private memory. As another example, consider when the enclave code wants to create a new thread local storage (TLS) segment. Due to the restrictive SGX environment, RATEL must execute the system call outside the enclave, and the new thread is created for the DynamoRIO runtime instead of the target application. In all such cases, RATEL takes care to explicitly propagate changes to inside the enclave, i.e., reflect changes to private memory.

When the enclave code copies input arguments or results for external functions (e.g., syscalls) between private and public memory, other enclave threads should not change the private memory. To ensure this, RATEL uses DynamoRIO locks to synchronize private memory accesses introduced by two-copy mechanism. Our implementation adheres to principles (a)-(d) outlined in Section 3.1. One caveat which arises in RATEL is when two threads in the same enclave attempt to perform syscalls simultaneously. Consider an example where the application has 2 threads, one of which is waiting / polling to acquire a lock, while the other holds it. As per the principle (c), the RATEL instance running in thread 1 will try to acquire a DynamoRIO-specific lock (inside the `poll` syscall) which might already have been held by the RATEL instance running in the thread 2. This can lead to a deadlock. To avoid deadlocks in such cases, we examine each system call and add DynamoRIO locks only when the syscall updates private memory.

**Checking Memory State after Syscalls.** RATEL resumes execution in the enclave only after the syscall state has been completely copied inside the enclave. This allows the enclave to employ sanitization of OS return values before using it. Previously known sanitization checks for Iago attacks can be implemented here [77]. Note that all such sanitization checks must execute inside the enclave and after the state from the public memory is copied into the enclave private memory. This caveat is important to avoid TOCTOU attacks wherein the OS modifies public memory state before or midway through the execution of the sanitization checks.

### 4.2 Memory Management

RATEL utilizes partial emulation for syscalls that change the process virtual memory layouts and permissions (e.g. `mmap`, `mprotect`, `fsync`, and so on). It executes the syscall outside the enclave and then explicitly reflects the memory layout changes inside the enclave. First, this is not straightforward. Due to R1-R4, several layout configurations are not allowed for enclave virtual memory (e.g., changing memory permissions). Second, RATEL does not trust the OS information (e.g., via `procmap`). Hence, RATEL must use a two-copy mechanism when it uses the partial delegation approach.

Specifically, RATEL maintains its own `procmap`-like structure to keep its own view of the process virtual memory inside the enclave, tracks the memory-related events, and updates the enclave state. For example in the case of `mmap` syscall to map a file in enclave private memory, the handler outside the enclave creates a public memory region by invoking the OS first. Then, RATEL allocates a region of private memory which mirrors the content of the file mapped outside the enclave, and updates its internal `procmap`-like structure to record the new virtual addresses created.
Further, RATEL synchronizes the two-copies of memories to maintain execution semantics on all subsequent changes to mapped-memory. This is done whenever the application unmaps the memory or invokes the sync/fsync syscalls.

RATEL does not blindly replicate OS-dictated memory layout changes inside the enclave. It first checks if the resultant layout will violate any security semantics (e.g., mapping a buffer to zero-address). It proceeds to update enclave layout and memory content only if these checks succeed. To do this, RATEL keeps its metadata in private memory.

With interposition over memory management, RATEL transparently side-steps SGX restriction due to R2. When application makes changes to the permissions of a memory region (say X) dynamically, RATEL moves the content to a memory region (say Y) which has the required permissions. To do this, RATEL requires a stash of unused private memory regions (Y) that are originally not used by the application. These memory regions are allocated statically by RATEL at the start and their page permissions are set to readable, writable, and executable. Subsequently, when the application binary accesses memory X, RATEL dynamically translates the access to the copy in memory Y. This allows RATEL to transparently emulate the permission change, which is otherwise a disallowed behavior inside the enclave.

Note that the stash pool of private memory regions Y are private to the enclave, but have overly permissive access rights. This can be avoided by reserving regions with write-only and execute-only permissions, but this may decrease the size of usable non-stash memory. Alternatively, the access rights can be implemented through runtime monitoring of memory accesses, but this adds performance costs. The trade-offs are inherent to restrictions R1 and R2.

4.3 Multi-threading

RATEL supports multiple threads running in a single enclave. However, it has no support for fork to create multiple processes running in different enclaves. Therefore, our design restricts our concerns to enabling thread synchronization within a single enclave. This is still challenging because restriction R2 requires the enclaved application to pre-declare a maximum number of threads before execution. SGX also does not allow the enclave to resume at arbitrary program points or execution contexts (restriction R5). This creates several challenges in adapting DynamoRIO to run in SGX.

In the vanilla DynamoRIO design, the dynamic translation engine and the target application share the same thread, but they have separate TLS segment for cleaner context switch. DynamoRIO keeps the default TLS segment for the target application and creates a new TLS segment for itself at a different address. It switches between these 2 TLS segments by changing the segment register—DynamoRIO uses gsbase and the application uses fsbase.

**Multiplexing TLS Segments.** Normally, to context switch between threads, one TLS segment to save the currently executing application thread context is sufficient. But with RATEL, we need an additional TLS segment to save the state of RATEL itself. Furthermore, SGX itself reserves one additional TLS segment for its own internal use. This brings the total number of required TLS segments, for a correct context switch, to 3 on SGX.

But, the x86_64 architecture itself provides only 2 base registers (fsbase and gsbase) for storing pointers to TLS segments. Therefore, when we attempt to run DynamoRIO inside SGX, there are not enough base registers to save 3 TLS segment offsets (one each for DynamoRIO, SGX, and the application). We circumvent this limitation of the SGX platform as follows. First, RATEL adds 2 fields in each TLS segment to store fsbase and gsbase register values for that segment. We use these TLS segment fields to save and restore pointers to the segment base addresses. This allows us to still maintain and switch between 3 clean TLS segment views per thread. Second, when RATEL has to restore a TLS segment, it searches through a list of TLS segment base addresses, to find the right one to restore—this is because it does not have enough base registers to store 3 TLS segment bases (which would have avoided the search).
Fig. 3. Lock synchronization design choices: (a) Futex. (b) Two-copy design with futex in public memory. (c) RATEL case: the threads and lock manager are in the enclave.

Fig. 4. Design for multi-threading in RATEL.

Restoring TLS Segments on Context Switches. RATEL conceptually maintains a linked list of a maximum of 3 TLS segment base pointers. The head of the list is the fsbase register, which serves as a pointer to the default first TLS segment created by SGX reserved for its own use. This default segment is called the primary and all TLS segments created subsequently are referred to as secondary. To point to the next TLS segment in the linked list, RATEL adds a new field in the TLS segment, which is NULL for the last element in the list. To traverse the list, the gsbase register is used. The list search begins with the primary, and the right segment to restore is always the last element in the link list. This way, RATEL can search and decide which of the 3 TLS segments to restore using only 2 registers (fsbase and gsbase).

There are two ways in which control can enter/exit from the enclave: via synchronous exits (e.g., ECALL/OCALL used for syscalls) and via asynchronous exits (e.g., used for exceptions, timer interrupts, and so on). During synchronous exits, RATEL sets up the TLS segment link list such that the restored TLS context state upon resumption is for DynamoRIO and SGX respectively. The subsequent exception handlers copy state from outside the enclave to inside, perform various Iago checks, and then setup the TLS segment to that of the application thread. During asynchronous exits, RATEL does not need to perform any special setup for the TLS segment link list. When the exception handler executes on resumption, it sets up the executing context just before the exit. RATEL performs similar checks and operations as in the case of synchronous exits, and then restores the context to that before the exit (which may be DynamoRIO’s context or that of the application thread). Therefore, our design works correctly for both synchronous and asynchronous exits.

Dynamic Threading. Since the number of TCS entries is fixed at enclave creation time on SGX, the maximum number of threads supported is capped. RATEL multiplexes the limited TCS entries available among the application threads dynamically, as shown in Figure 4. When an application wants to create a new thread (e.g., via clone), RATEL first checks if there is a free TCS slot. If it is the case, it performs an OCALL to do so outside the enclave. Otherwise, it busy-waits until a TCS slot is released. Once a TCS slot is available, the OCALL creates a new thread outside the enclave. After finishing thread creation, the parent thread returns back to the enclave and resumes execution. The child thread explicitly performs an ECALL to enter the enclave and DynamoRIO resumes execution for the application’s child thread.

For all threading operations, RATEL ensures transparent context switches to preserve binary compatibility as intended by DynamoRIO. For security, RATEL creates and stores all thread-specific context either inside the enclave or SGX’s secure hardware-backed storage at all times. It does not use any OS data structures or addresses for thread management.
Safety of Two-copy Mechanism. Ratel does not introduce any new concurrency issues due to its two-copy mechanism (i.e., one-way or two-way copy). Consider two threads in the same enclave sharing a region of memory and concurrently accessing it. If the original code itself has data races when accessing memory, those races will be preserved in Ratel with its two-copy mechanism. On the other hand, if the original code is race-free then its execution with Ratel will also be race-free. The two-copy mechanism ensures this because it does not introduce any additional writes/reads to shared (public) memory—it only replaces the original reads/writes of the shared data with reads/writes to translated addresses in private memory. The use of a private copy does not alter the semantics of the original access. In Section 6.1.4, we evaluate the above scenarios for native, DynamoRIO, and Ratel execution of real-world applications.

4.4 Thread Synchronization

SGX provides basic synchronization primitives (e.g., SGX mutex and conditional locks) backed by hardware locks. But they can only be used for enclave code. Thus, they are semantically incompatible with the lock mechanisms used by DynamoRIO or legacy applications which use OS locks. For example, DynamoRIO implements a fast lock using the futex syscall, where the lock is kept in a shared memory accessible to all application threads and the OS. Here, the OS needs the ability to read the lock state to determine whether it should wait during the FUTEX_WAIT syscall.

A naive design would be to maintain the futex lock in public memory, such that it is accessible to the enclave(s) and the OS. However, the OS can arbitrarily change the lock state and attack the application. Specifically, it can reset the lock during the execution of a critical section in an application thread. Therefore, this design choice is not safe.

As an alternative, we can employ a two-copy mechanism for locks. The enclave can keep the lock in private memory. When it wants to communicate state change to the OS, Ratel can tunnel a Futex OCALL to the host OS. This approach is problematic as well. Threads inside the enclave may frequently update the locks in private memory. The futex state outside the enclave needs to be kept consistent with the private copy, when the OS kernel and the untrusted part of the enclave access it, or else the semantics of the lock may not uphold. The more frequent the local updates to the in-enclave copy of the lock state, the higher the chance of inconsistencies. In general, avoiding such race conditions usually involves using locks for synchronization. But requiring locks to synchronize copies of other locks, as suggested in this design alternative, only results in a chicken-and-egg problem.

Supporting such semantics efficiently, where the OS has a shared read access to the lock state, is difficult with SGX because of restrictions R1 and R3. Figure 3 shows the schematics of design choices for implementing synchronization primitives available on SGX. Note that options (a) and (b) are insecure as discussed above. Ratel implements a lock manager inside the same enclave that executes the application. Our simplification has one limitation: Only threads within the same application process (and enclave) can utilize Ratel synchronization primitives.

Ratel Lock Manager Implementation. Our design choice of using a single enclave to execute both the DynamoRIO engine and all application threads eliminates considerable complexity in implementation. It turns out that a futex-based locks become unnecessary since we do not need sharing across the process boundary or with the OS. The DynamoRIO usage of futexes can thus be replaced with a simpler primitive such as spinlocks to achieve the same functionality. Specifically, Ratel implements a lock manager using the hardware spinlock exposed by SGX. Ratel invokes its in-enclave lock manager either when DynamoRIO uses futexes or when the application binaries perform lock-based synchronization. For the DynamoRIO code, we manually change it to invoke our lock manager. In case of application locks, Ratel loads application binary into the code cache and replaces thread-related calls (e.g., pthread_cond_wait) in the enclave-OS interface with stubs to invoke our lock manager to use Ratel-provided safe synchronization primitives.
4.5 Signal Handling

_RATEL_ cannot piggyback on the existing signal handling mechanism exposed by the SGX, due to restriction \textit{R5}. Specifically, when DynamoRIO executes inside the enclave, the DynamoRIO signal handler needs to get description of the event to handle it (Figure 5(a)). However, Intel’s SGX platform software removes all such information when it delivers the signal to the enclave. This breaks the functionality of programmer-defined handlers to recover from well-known exceptions (e.g., divide by zero). Further, any illegal instructions inside the enclave generate exceptions, which are raised in the form of signals. Existing binaries may not have handlers for recovering from such illegal instructions. Therefore, _RATEL_ must provide handlers for all such exceptions.

Recall that SGX allows entering the enclave at fixed program points. Leveraging this, _RATEL_ employs a primary signal handler that it registers with SGX. For any signals generated for DynamoRIO or the application, we always enter the enclave via the primary handler and we copy the signal number into the enclave. We then use the primary as a trampoline to route the control to the appropriate secondary signal handler inside the enclave, based on the signal number. At a high-level, we realize a virtualized trap-and-emulate signal handling design. We use SGX signal handling semantics for our primary. For the secondary, we setup and tear down a separate stack to mimic the semantics in the software. The intricate details of handling the stack state at the time of such context switch are elided here. Figure 5(b) shows a schematic of our design and we explain the flow of control and associated issues here.

**Registration.** The original DynamoRIO code and the application binary use \textit{sigaction} to register signal handlers for itself. In _RATEL_, first we change DynamoRIO logic to register only the primary signal handler with SGX. We then record the DynamoRIO and application registrations as secondary handlers. This way, when SGX or the OS delivers the signal to the enclave, SGX directs the control to our primary handler. Since this is a pre-registered handler, SGX allows it. The primary handler checks the signal information (e.g., signal code) and explicitly routes execution to the secondary.

**Delivery.** A signal may arrive when the execution control is inside the enclave. In this case, _RATEL_ executes a primary signal handler that delivers the signal to the enclave. However, if the signal arrives when the CPU is in a non-enclave

---

4Vanilla SGX PSW does not provide an API to register for any signals for the enclave. Other frameworks circumvent this limitation by piggybacking on default signal handlers of SGX PSW [38, 72]. For simplicity, we have directly changed the PSW to register our primary signal handler.
context, SGX does not automatically invoke the enclave to redirect execution flow. To force this, RATEL has to explicitly enter the enclave. But it can only enter at a pre-registered program point with a valid context, as per restriction R5. Thus, RATEL first wakes up the enclave at a valid point (via ECALL). RATEL copies the signal information, passed as an input argument to the ECALL, to private memory. It then simulates the signal delivery by setting up the enclave stack in private memory to execute the primary handler.

Exit. After executing their logic, handlers use `sigreturn` instruction for returning control to the point before the signal interrupted the execution. When RATEL observes this instruction in the secondary handler it has to simulate a return back to the primary handler instead. The primary handler then performs its own real `sigreturn`. SGX then resumes execution from the point before the signal was generated.

Handling Nested Signals. One issue with platforms like SGX is that it supports synchronous and asynchronous signals. Signals can be nested, in the sense that signals can be delivered by the OS while the enclave is handling another one. The enclave cannot mask signals selectively at runtime on SGX. Accordingly, the potential for subtle reentrancy bugs in the enclave signal handling code arises. At a high-level, RATEL handles signals safely by ensuring that unsafe nesting is not possible. Specifically, the SGX platform automatically saves enclave state in private memory regions pointed to by hardware State Save Area (SSA) when an exception is to be delivered. To support nesting, SGX provides an array of SSAs frames, leaving the option to set the maximum size of array (hence, the maximum possible nesting depth) to the enclave. RATEL utilizes this feature to limit the nesting depth to 2. This is needed because in RATEL one SSA frame can be used by RATEL itself and the other by the target application. With the maximum nesting depth set to 2, if a nested signal of depth 3 is being attempted to be delivered, SGX securely aborts the enclave since not enough SSA frames are available. With this design, there are only 4 possible combinations of reentrancy to reason about:

- (1) RATEL signal handler is interrupted with a signal to be delivered to the application;
- (2) application’s signal handler is interrupted with a signal to be delivered to RATEL;
- (3) RATEL signal handler is interrupted with a signal to be delivered to the RATEL;
- (4) application handler is interrupted with a signal to be delivered to the application.

In Case 1 and 3, DynamoRIO gets execution control. In Case 1, DynamoRIO has one additional SSA frame available to save the current state of the primary handler and deliver control to the beginning of the primary signal handler but with the new context. In Case 3, the 2 SSA frames are already used up to save RATEL’s primary handler state and the application’s secondary handler state. Therefore, SGX is unable to deliver the signal and the enclave execution is aborted. In Case 2 and Case 4, similar to Case 3, the 2 SSA frames are already in use to store the current state of the primary and secondary signal handlers respectively. SGX, thus, cannot deliver the signal and the enclave is aborted. Thus, in all the above scenarios, RATEL design handles reentrancy safely. Note that RATEL reentrancy handling for synchronous exceptions, which are used for threads and syscalls (Section 4.3), and asynchronous exceptions is the same regardless of the exception type.

Remark: RATEL signal handling extends the trap-and-emulate principle used by DynamoRIO. Since DynamoRIO design enforces transparency, we preserve this in RATEL. This goes beyond merely working around the SGX limitations, thus making our design different than existing frameworks. Specifically, existing library OS-based SGX frameworks (e.g., Graphene-SGX and Occlum) assume that all exception registration and execution will go via the prescribed library interfaces. So, they do not keep a separate signal context for the library OS signals and the application. These works do not discuss what happens during nested signals or when the enclave-OS interaction happens outside of the prescribed library registration and handler mechanisms.

Manuscript submitted to ACM
5 IMPLEMENTATION

We implement RATEL on DynamoRIO [24]. We run DynamoRIO inside an enclave with the help of a standard Intel SGX development kit that includes user-land software (SDK v2.1), platform software (PSW v2.1), and a Linux kernel driver (v1.5). We make a total of 9667 LoC software changes to DynamoRIO and SDK infrastructure. We run RATEL on unmodified hardware that supports SGX v1.

RATEL design makes several changes to DynamoRIO core (e.g., memory management, lock manager, signal forwarding). We discuss three high-level implementation challenges which arise in implementing our design while eliding lower-level challenges here for brevity. The root cause of our highlighted challenges is the way Intel SDK and PSW expose hardware features and what DynamoRIO expects.

Self-identifying Load Address. The vanilla DynamoRIO engine needs to know its own start location in memory to avoid overlapping its own address space with that of the target application, and so it uses a hard-coded address. Since our modifications change such hard-coded address assumptions, RATEL uses a call−pop instruction sequence to self-identify the runtime location in memory for the DynamoRIO engine [70, 87], aligns it at a page boundary, and updates the DynamoRIO logic to use code location-independent addressing.

Setting SSA Slots. The vanilla SGX SDK and PSW use just two SSA frames: one is used to process timer interrupts specially and the other to handle all other interrupts. As explained in Section 4.5, the RATEL design aims to set the effective nesting depth to 2. Therefore, in the implementation, it uses 3 SSA slots: one reserved for the timer interrupt (to be handled by the SGX SDK), and the remaining two as described in Section 4.5. The timer interrupt handler simply routes control to whichever signal handler was interrupted. The SGX specification allows setting the required SSA slots by changing the NSSA field in our SDK implementation.

Preserving Execution Contexts. For starting execution of a newly created thread, RATEL invokes a pre-declared ECALL to enter the enclave. This is a nested ECALL, which is not supported by SGX SDK. To allow it, we modify the SDK to facilitate the entrance of child threads and initialize the thread data structure for it. Specifically, we check if the copy of thread arguments inside the enclave matches the ones outside before resuming thread execution. We save specific registers so that the thread can exit the enclave later. Note that the child thread has its own execution path differentiating from the parent one, RATEL hence bridges its return address to the point in the code cache that a new thread always starts. After the thread is initialized, we explicitly update DynamoRIO data structures to record the new thread (e.g., the TLS base for application libraries). This way, DynamoRIO is aware of the new thread and can control its execution in the code cache.

Propagating Implicit Changes & Metadata. Thread uses exit(exit_group) syscall for terminating itself. Then the OS zeros out the child thread ID (ctid). In RATEL, we explicitly create a new thread inside the enclave, so we have to terminate it explicitly by zeroing out the pointers to the IDs. Further, we clean up and free the memory associated with each thread inside and outside the enclave.

Built-in Profilers. DynamoRIO supports two modes of instrumentation—built-in profilers and client plugins. Profilers are readily available with the DynamoRIO core and provide basic functionalities such as instruction tracing, logging, and tuning the DynamoRIO parameters (see Table 12). On the other hand, DynamoRIO clients are specific instrumentation plugins designed to perform user-desired tasks (e.g., Shadow stack). Since profilers are part of DynamoRIO, RATEL supports all of them out-of-the-box. Our current implementation removes client plugin support to reduce TCB. We demonstrate RATEL compatibility with these profilers in Section 6.4.
<table>
<thead>
<tr>
<th>Subsystem</th>
<th>Total</th>
<th>Impl</th>
<th>Implementation</th>
<th>Covered</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>Del Emu P.Emu</td>
<td>DR + Binaries</td>
</tr>
<tr>
<td>Process</td>
<td>12</td>
<td>8</td>
<td>4 2</td>
<td>2 3</td>
</tr>
<tr>
<td>Filename based</td>
<td>37</td>
<td>25</td>
<td>25 0</td>
<td>0 16</td>
</tr>
<tr>
<td>Signals</td>
<td>12</td>
<td>7</td>
<td>3 4</td>
<td>0 6</td>
</tr>
<tr>
<td>Memory</td>
<td>18</td>
<td>10</td>
<td>0 6</td>
<td>0 4 4</td>
</tr>
<tr>
<td>Inter process communication</td>
<td>12</td>
<td>4</td>
<td>4 0</td>
<td>0 0</td>
</tr>
<tr>
<td>File descriptor based</td>
<td>65</td>
<td>53</td>
<td>48 0</td>
<td>5 30</td>
</tr>
<tr>
<td>File name or descriptor based</td>
<td>19</td>
<td>9</td>
<td>9 0</td>
<td>0 5</td>
</tr>
<tr>
<td>Networks</td>
<td>19</td>
<td>17</td>
<td>15 0</td>
<td>2 15</td>
</tr>
<tr>
<td>Misc</td>
<td>124</td>
<td>79</td>
<td>79 0</td>
<td>0 36</td>
</tr>
<tr>
<td>Total</td>
<td>318</td>
<td>212</td>
<td>193 6</td>
<td>13 115</td>
</tr>
</tbody>
</table>

Table 2. RateL syscall support. Column 2 – 3: total Linux system calls and support in RateL. Column 4 – 6: syscalls implemented by full delegation, full emulation, and partial emulation respectively. Column 7: syscalls tested in RateL.

6 EVALUATION

We evaluate the following properties of RateL empirically:

- **Binary compatibility.** How well does RateL provide binary compatibility with common Linux programs on SGX?
- **TCB.** What is the size of the trusted computing base (TCB) for RateL?
- **Performance.** How much overhead does RateL introduce for applications?
- **Graphene-SGX.** Does RateL compare in compatibility and performance to Graphene-SGX, the state-of-the-art library OS for SGX?
- **Instrumentation capability.** What kinds of low-level monitors does RateL provide for end applications?

**Setup.** All our experiments are performed on a Lenovo machine with SGX v1 support, 128 MB EPC of which approximately 90 MB is available for user-enclaves, 12 GB RAM, 64 KB L1, 256 KB L2, 4096 KB L3 cache, 3.4GHz processor speed. We use Ubuntu 16.04, Intel SGX SDK v2.1, PSW v2.1, driver v1.5, DynamoRIO v6.2.17. All performance statistics reported are the geometric mean over 5 runs. To foster open science and reproducibility, we have made our implementation and evaluation public. RateL code-base, our benchmarks, and case-studies are open-source and available [1].

To compare RateL’s binary compatibility and performance with other approaches, we have chosen Graphene-SGX, a library OS that runs inside the enclave. Graphene-SGX offers the lowest compatibility barrier of all prior systems to our knowledge, specifically offering compatibility with glibc. It is a mature and publicly available system, which has been maintained for over 3 years as of this writing.

6.1 Compatibility

To evaluate compatibility, we initially select 310 binaries that cover an extensive set of benchmarks, utilities, and large-scale applications. These are commonly reported to be used as evaluations target for DynamoRIO and prior enclave-based systems [16, 25, 30, 34, 47, 76, 77] that we surveyed for our study. Further, they represent a mix of memory-intensive, CPU-intensive, multi-threading, network-intensive, and file I/O workloads. A total of 69 binaries are from micro-benchmarks: 29 from SPEC 2006 (CPU), 1 from IOZone (I/O) v3.487, 9 from FSCQ v1.0 (file API), 21 from HBenchOS v1.0 (system stress-test), and 9 from Parsec-SPLASH2 (multi-threading). We run 12 binaries from 3 real-world applications—cURL v7.65.0 (server-side utilities), SQLite v3.28.0 (database), Memcached v1.5.20 (key-value store), and 9 applications from Privado (secure ML framework). We selected all 229 Linux utilities which are available.
Dynamic Binary Translation for SGX Enclaves

19

1
30
60
90
120
150
180
210

(a) Number of unique syscalls

(b) Syscall frequency

Fig. 6. System calls statistics over all 208 binaries. (a) Unique syscalls for each binary; and (b) frequency per syscall.

from our test system’s /bin and /usr/bin directories. Apart from these 310 binaries, we tested 2 language runtimes, Python (v2.7.17 and v3.8.2) and R v3.6.3. Python is tested with Python-CPU-Benchmark [6], Python Programming Examples [8], and PyBench v2.0 [7]. R is tested with the R-benchmark-25 [3].

6.1.1 Compatibility Gains. Python and R benchmarks run out-of-the-box on RATEL, highlighting how multiple languages can be supported without any special handling. The R interpreter has JIT enabled, which constitutes an example of how RATEL can handle dynamically generated code gracefully, whereas the Python interpreter is bytecode-interpretation based. For the remaining 310 benchmarks and applications, we download the source code and compile it with default flags required to run them natively on our machine. We directly use the existing binaries for Linux utilities. We test the same binaries on native hardware, with DynamoRIO, and with RATEL without changing the original source code or the binaries. Out of 310 binaries, 272 targets execute successfully with the native Linux and with the (unmodified) vanilla DynamoRIO. The remaining 38 binaries either use unsupported devices (e.g., NTFS) or do not run on our machine. We discard them from our RATEL experiments since vanilla DynamoRIO also does not work on them. Of the remaining 272 binaries that work on the baselines, RATEL has support for the system calls used by 208 of these. RATEL runs them out-of-the-box with no additional porting effort.

System Call Support & Coverage. RATEL supports a total of 212/318 (66.66%) syscalls exposed by the Linux Kernel. We emulate 6 syscalls purely inside the enclave and delegate 193 of them via OCALLs. For the remaining 13, we use partial emulation and partial delegation. Table 2 gives a detailed breakdown of our syscall support. Syscall usage is not uniform across frequently used applications and libraries [80]. Hence we empirically evaluate the degree of expressiveness supported by RATEL. For all of the 272 binaries in our evaluation, we observe a total of 121 unique syscalls are used by the benchmarks. RATEL supports 115 of them. Table 2 shows the syscalls supported by RATEL and their usage in our benchmarks and real-world applications (see Section 6.1.2). Figures 6a and 6b show the distribution of unique syscalls and their frequency as observed over binaries supported by RATEL. Thus, our empirical study shows that RATEL supports 115/121 (95.0%) syscall observed in our benchmark programs.

To support 212 syscalls, we added 3233 LoC (15 LoC per syscall on average). In the future, RATEL can be extended to increase the number of supported syscalls. Readers are referred to Section 6.1.2 for more details. RATEL handles 31 out of the 32 standard Linux signals—the SIGPROF signal is not handled which vanilla DynamoRIO itself does not support.

Library vs Binary Compatibility. We maintain full binary compatibility with all 208 binaries tested for which we had system call support in RATEL. For them, RATEL works out-of-the-box in our experiments. We report that, given the same
inputs as native execution, RATEL produces the same outputs. The advantage of RATEL is that it makes no assumptions about which specific implementation or version of libc or higher-level API the application uses. To validate that this assumption is indeed empirically preserved, we test RATEL with binaries that use different libc implementations. Specifically, we compile HBenchOS benchmark (12 binaries), which is an OS system stress testing benchmark, with two different libc versions: glibc v2.23 and musl libc v1.2.0. We report that RATEL executes these benchmarks out-of-the-box with both the libraries, without any modification or specialization to RATEL implementation.

Lastly, as a point of comparison, we report our experience on porting our micro-benchmarks to the state-of-the-art library-compatibility system for SGX (Graphene-SGX) in Section 6.1.3. Of the 75 programs tested, Graphene-SGX fails on 13. RATEL works correctly for all except 1, which failed only due to the virtual memory limits of SGX hardware.

### 6.1.2 Detailed Breakdown of Compatibility Tests

We provide a detailed breakdown of the compatibility observed for our Linux utilities and other benchmarks.

#### Linux Utilities

Our tests include all the Linux built-in binaries available on our experimental Ubuntu system. These comprise 229 shared-objected binaries in total, which are typically in the directories /bin and /usr/bin.

We run each utility with the options and inputs, representative of their common usage. The specifics of the input configurations are reported as a script in our released system publicly. Out of 229 benchmarked utilities, 195 worked with our test machine natively and with vanilla DynamoRIO. Of these 195 binaries, a total of 138 have all system calls presentely supported in RATEL, all of which worked correctly in our tests out-of-the-box. The 57 programs that did not work fail for 2 reasons: missing syscall support and virtual memory limits imposed by SGX.

<table>
<thead>
<tr>
<th>Utility</th>
<th># of sys.</th>
</tr>
</thead>
<tbody>
<tr>
<td>ed</td>
<td>18</td>
</tr>
<tr>
<td>cvt</td>
<td>13</td>
</tr>
<tr>
<td>equ</td>
<td>36</td>
</tr>
<tr>
<td>gft</td>
<td>18</td>
</tr>
<tr>
<td>pic</td>
<td>13</td>
</tr>
<tr>
<td>tbl</td>
<td>13</td>
</tr>
<tr>
<td>xxd</td>
<td>14</td>
</tr>
<tr>
<td>curl</td>
<td>32</td>
</tr>
<tr>
<td>derb</td>
<td>23</td>
</tr>
<tr>
<td>find</td>
<td>27</td>
</tr>
<tr>
<td>gawk</td>
<td>25</td>
</tr>
<tr>
<td>grep</td>
<td>21</td>
</tr>
<tr>
<td>htop</td>
<td>26</td>
</tr>
<tr>
<td>kmmod</td>
<td>17</td>
</tr>
<tr>
<td>ppdc</td>
<td>30</td>
</tr>
<tr>
<td>ptdpi</td>
<td>30</td>
</tr>
<tr>
<td>sgdfl</td>
<td>14</td>
</tr>
<tr>
<td>pgg2</td>
<td>27</td>
</tr>
<tr>
<td>wget</td>
<td>29</td>
</tr>
<tr>
<td>bton</td>
<td>30</td>
</tr>
<tr>
<td>genrb</td>
<td>13</td>
</tr>
<tr>
<td>grops</td>
<td>14</td>
</tr>
<tr>
<td>mandb</td>
<td>27</td>
</tr>
</tbody>
</table>

Table 3: List of GNU utilities (138) tested with RATEL and the number of unique system calls invoked in their single execution.

```plaintext
<table>
<thead>
<tr>
<th>Utility</th>
<th># of sys.</th>
</tr>
</thead>
<tbody>
<tr>
<td>ed</td>
<td>18</td>
</tr>
<tr>
<td>cvt</td>
<td>13</td>
</tr>
<tr>
<td>equ</td>
<td>36</td>
</tr>
<tr>
<td>gft</td>
<td>18</td>
</tr>
<tr>
<td>pic</td>
<td>13</td>
</tr>
<tr>
<td>tbl</td>
<td>13</td>
</tr>
<tr>
<td>xxd</td>
<td>14</td>
</tr>
<tr>
<td>curl</td>
<td>32</td>
</tr>
<tr>
<td>derb</td>
<td>23</td>
</tr>
<tr>
<td>find</td>
<td>27</td>
</tr>
<tr>
<td>gawk</td>
<td>25</td>
</tr>
<tr>
<td>grep</td>
<td>21</td>
</tr>
<tr>
<td>htop</td>
<td>26</td>
</tr>
<tr>
<td>kmmod</td>
<td>17</td>
</tr>
<tr>
<td>ppdc</td>
<td>30</td>
</tr>
<tr>
<td>ptdpi</td>
<td>30</td>
</tr>
<tr>
<td>sgdfl</td>
<td>14</td>
</tr>
<tr>
<td>pgg2</td>
<td>27</td>
</tr>
<tr>
<td>wget</td>
<td>29</td>
</tr>
<tr>
<td>bton</td>
<td>30</td>
</tr>
<tr>
<td>genrb</td>
<td>13</td>
</tr>
<tr>
<td>grops</td>
<td>14</td>
</tr>
<tr>
<td>mandb</td>
<td>27</td>
</tr>
</tbody>
</table>
```

<table>
<thead>
<tr>
<th>Utility</th>
<th># of sys.</th>
</tr>
</thead>
<tbody>
<tr>
<td>ed</td>
<td>18</td>
</tr>
<tr>
<td>cvt</td>
<td>13</td>
</tr>
<tr>
<td>equ</td>
<td>36</td>
</tr>
<tr>
<td>gft</td>
<td>18</td>
</tr>
<tr>
<td>pic</td>
<td>13</td>
</tr>
<tr>
<td>tbl</td>
<td>13</td>
</tr>
<tr>
<td>xxd</td>
<td>14</td>
</tr>
<tr>
<td>curl</td>
<td>32</td>
</tr>
<tr>
<td>derb</td>
<td>23</td>
</tr>
<tr>
<td>find</td>
<td>27</td>
</tr>
<tr>
<td>gawk</td>
<td>25</td>
</tr>
<tr>
<td>grep</td>
<td>21</td>
</tr>
<tr>
<td>htop</td>
<td>26</td>
</tr>
<tr>
<td>kmmod</td>
<td>17</td>
</tr>
<tr>
<td>ppdc</td>
<td>30</td>
</tr>
<tr>
<td>ptdpi</td>
<td>30</td>
</tr>
<tr>
<td>sgdfl</td>
<td>14</td>
</tr>
<tr>
<td>pgg2</td>
<td>27</td>
</tr>
<tr>
<td>wget</td>
<td>29</td>
</tr>
<tr>
<td>bton</td>
<td>30</td>
</tr>
<tr>
<td>genrb</td>
<td>13</td>
</tr>
<tr>
<td>grops</td>
<td>14</td>
</tr>
<tr>
<td>mandb</td>
<td>27</td>
</tr>
</tbody>
</table>

For the incompatible cases, 45 fail due to lack of multi-processing (fork) support in RATEL. As explained in Section 3.4, not supporting fork is an explicit design decision in RATEL. 5 utilities use certain POSIX signals, which are outside the 32 standard signals in POSIX, for which presently RATEL has incomplete support (e.g., real-time signals SIGRTMIN + n).
Another 5 utilities fail because they invoke other system calls which the restriction R3 in SGX fundamentally does not permit (e.g., shared memory syscalls such as shmat, shmdt, shmctl, etc.). These syscalls are not supported in RATEL.\(^5\) 1 utility which fails is because of the virtual memory limit in SGX, as it loads more than 100 shared libraries. The remaining 1 utility fails because RATEL has no support to execv syscall.

**Other Benchmarks & Applications.** From the 81 binaries from micro-benchmarks and real applications, 11 do not work with RATEL. 5 binaries from HBenchOS(lat\_proc, lat\_pipe, lat\_ctx, lat\_ctx2, bw\_pipe) either use fork or shared memory system calls disallowed by R3. 2 binaries (lat\_memsize from HBenchOS, mcf from SPEC 2006) with DynamoRIO require virtual memory larger than SGX limits on our experimental setup. The remainder (e.g., bwaves from SPEC 2006) fail to run even on the baseline setup of our Linux OS with vanilla DynamoRIO.

### 6.1.3 Comparison to Graphene-SGX

Applications using Graphene-SGX have to work only with a specific library interface, namely a custom glibc, which requires re-linking and build process changes. RATEL, in contrast, has been designed for binary compatibility which is a fundamental difference in design. To demonstrate the practical difference, we reported in Section 6.1 that HBenchOS benchmark works out-of-the-box when built with both glibc and musl.\(^5\)

---

\(^5\)Note that the ioctl syscall involves more than 100 variable parameters. RATEL syscall stubs currently does not cover all of them.
Graphene-SGX requires a manifest file, for each application, that specifies the main binary name as well as dynamic libraries, directories, and files used by the application. By default, Graphene-SGX does not allow creation of new files during runtime. We use the `allow_file_creation` to disable this default. We tested all 75 benchmark and application binaries (HBenchOS, Parsec-SPLASH2, SPEC, IOZone, FSCQ, SQLite, cURL, Memcached, Privado), out of which 62 work with Graphene-SGX. Of the 13 that fail on Graphene-SGX, all except 1 work on RateL, with the only failure being due to virtual memory limits. For Graphene-SGX, 3/9 Parsec-SPLASH2 binaries (water marketed, water spatial and volrend), IOZone binary, and SQLite database workload [56] failed due to I/O error, (e.g., [40]) which is an open issue. 3/24 binaries from SPEC 2006 failed. Graphene-SGX fails for cactusAMD due failed due to a signal failure, which is mentioned as an existing open issue on its public project page [15]. The calculix program fails with a segmentation fault. The omnetpp could not process the input file in spite of making the input file as allowed in the corresponding manifest file. 4 networking related binaries from HBenchOS namely lat_connect, lat_tcp, lat_udp and bw_tcp could not run, resulting in a bad address error while connecting to localhost. lat_memsize from HBenchOS fails on Graphene-SGX as it fails on RateL too due to the virtual memory limit.

6.1.4 Implications of Two-copy Design. The two-copy design employed by RateL replaces the original reads and writes in the application code with updated memory addresses. As discussed in Section 4.3, this design is safe for all programs, including the ones that have multi-threading, as long as the enclave code is thread-safe. However, RateL does not guarantee correctness if the original program has race conditions. To demonstrate this, we test synthetic and real-world multi-threaded applications under various race conditions.

```c
#define EXPECTED_FLAG 'a'
static char *buf = NULL; // Global variable

void thread1_task() {
  FILE *fp;
  fp = fopen("data.txt", "r");
  fread(buf, 4096, 1, fp); // Read from the data file
  fclose(fp);
  ...
}

void thread2_task() {
  msleep(1000); // Sleep for varying time
  char c_flag = buf[4001];
  if (c_flag == EXPECTED_FLAG) // Do checks
    printf("Succeeded\n");
  else
    printf("Failed\n");
  ...
}

int main() {
  ...
}
```

Listing 1. Example of code snippets with potential data races. Thread 1 reads data from a file into a global buffer. Thread 2 reads this global buffer at a particular offset and checks if the value is valid. If the check on Line 13 fails, we flag it as a data race. For RateL, the one-copy operations happen at line 6 where trusted thread 1 copies data to the trusted enclave memory (e.g., buf). If thread 2 sleeps a little or no time, it may occur data races since thread 1 needs time to complete the copy operations.

First, we hand-coded a synthetic multi-threaded program to study the effect of bad synchronization. Listing 1 shows a snippet for application code that creates two threads to perform different tasks on the same data (e.g., buffer write and buffer read). However, we do not add any explicit locks before accessing the data. Instead, to exhibit thread-unsafe
execution, we add sleep statements with varying time duration, specifically 0, 1, 10, 100, and 1000 milliseconds. We execute these configurations on native Linux, vanilla DynamoRIO, and RateL for 100 runs. For each configuration, we log the number of data races and report it in Table 7. We observe that shorter the sleep duration, the higher the frequency of data races across all platforms. However, Linux is less prone to race conditions compared to DynamoRIO and RateL. Thus, for a thread-unsafe program, RateL two-copy mechanism exacerbates the race-conditions.

Next, we select multi-threaded programs: 9 individual benchmarks from Parsec-SPLASH2 and a real-world application Memcached. We execute them 25 times with 4 threads per program on native Linux, vanilla DynamoRIO, and RateL. For each run, we check the correctness of their outputs. We do not observe any program crashes, non-termination, or incorrect outputs on RateL. This empirically shows that for thread-safe code, RateL does not introduce race conditions.

Finally, we emulate thread-unsafe code in these 10 applications. For each application, we inject one synchronization bug by randomly removing lock operations. We execute the 10 modified applications 25 times with 4 threads on native Linux, vanilla DynamoRIO, and RateL. On execution, we observe four different outcomes: correct output, wrong output, crash, and non-termination. As shown in Table 8, 3 applications are unaffected while other 3 non-termination on all platforms. The remaining 4 applications exhibit mixed behavior. More importantly, the execution on RateL is similar to either native Linux or DynamoRIO, but it is not identical.

In summary, we empirically validate that if the application is thread safe, RateL does not introduce any race conditions. On the other hand, RateL does not guarantee race-free execution of applications that have thread-unsafe code. Further, the two-copy mechanism exacerbates the impact of race conditions.

### 6.2 TCB Breakdown

We trust Intel SGX support software (SDK and PSW) that executes inside the enclave and interfaces with the hardware. This choice is the same as any other system that uses enclaves. RateL comprises one additional trusted component—DynamoRIO. Put together RateL amounts to 277,803 LoC TCB. This is comparable to existing SGX frameworks that have 100K to 1M LoC [16, 30], but provide library-based compatibility at best.

Table 9 (columns 2-3) summarizes the breakdown of the LoC included in the trusted components of the PSW, the SGX SDK, the DynamoRIO system, as well as the code contributed by each of the sub-systems supported by RateL. The original DynamoRIO engine comprises 353, 139 LoC. We reduce it to 129, 875 LoC (trusted) and 66, 629 LoC (untrusted).
by removing the components that are not required or used by RateL. Then we add 8,589 LoC to adapt DynamoRIO to SGX as per the design outlined in Section 4. Apart from this, as described in Section 5, we change the libraries provided by Intel SGX (SDK and PSW) and add 1,078 LoC.

Of the 277,803 LoC of trusted code, 123,322 LoC is from the original DynamoRIO code base responsible for loading the binaries, code cache management, and syscall handling. 110,848 LoC and 37,080 LoC are from Intel SGX SDK and PSW respectively. RateL implementation adds only 6,553 LoC on top of this implementation. A large fraction of our added TCB (27.5%) is because of the GCALL wrappers that are amenable to automated testing and verification [51, 77].

Rest of the 4,752 LoC are for memory management, handling signals, TLS, and multi-threading interface.

RateL relies on, but does not trust, the code executing outside the enclave in the host process (e.g., GCALLs). This includes 2,391 LoC changes. We give a detailed breakdown of this in Table 9 (Columns 5-9).

### 6.3 Performance Analysis

We present the performance implications of our design choices made in RateL. We have two main findings. First, the performance overheads vary significantly based on the application workload. Second, most of the overheads come from SGX restrictions R1-R5 and the enclave physical memory limits specific to our present test hardware. We point out that future SGX implementations may have over a 1000× larger private physical memory (1 TB EPC) compared to our test system [4]. Therefore, we expect that the performance bottlenecks due to physical memory limitations can be eliminated and are not fundamental to RateL design. For completeness, we report RateL memory footprint and impact of 90 MB limit in Section 6.3.2.

#### Methodology for Performance Measurement.

For each target binary, we record the execution time in 3 settings:

- **Baseline 1 (Linux).** We execute the application binary with the native Linux (without SGX and DynamoRIO).
- **Baseline 2 (DynamoRIO).** We execute the application binary directly with DynamoRIO (without SGX) on Linux.
- **RateL.** We use RateL to execute the application binary in the enclave. We offset the execution time by deducting the overhead to create, initialize, load DynamoRIO and the application binary inside the enclave, and to destroy the enclave. It is well-known that SGX incurs a high overhead for enclave creation and attestation. However, this is a one-time cost per application. Server-end applications, as studied in this work, have a long execution time and can tolerate high initialization time. To avoid skewing the performance overheads, we deduct the enclave setup and tear-down overheads. This allows us to present a fair comparison of the actual execution overheads of RateL with respect to Linux and DynamoRIO. Several previous works adopt the same measurement setup [20, 75].
To measure performance overheads, we collect various statistics of the execution profile of 58 programs in our micro-benchmarks and 4 real-world applications (12 binaries in total). Specifically, we log the target application LoC, binary size, number of OCALLs, ECALLs, syscalls, enclave memory size, peak virtual memory (VmPeak) for Linux and DynamoRIO, untrusted and trusted VmPeak for Ratel, number of page faults, and number of context switches. We refer readers to Appendix A.1 and A.2 for detailed performance breakdowns. Table 11 provides detailed statistics. We also provide the overheads comparison between our Baseline 2 (DynamoRIO) and Baseline 1 (Linux) in all the related tables and figures to provide a breakdown of the performance overhead.

6.3.1 Performance Breakdown. There are two main avenues of overhead costs we observe.

First, fundamental limitations of SGX result in increased memory-to-memory operations (e.g., two-copy design) or usage of slower constructs (e.g., spin-locks instead of fast futexes). Our evaluation on system stress workloads for each subsystem measure the worst-case cost of these operations. We report that on an average, SPEC CPU benchmarks result in 217.80% and 34.91% overheads (Figure 7), when compared to vanilla Linux (without DynamoRIO or SGX) and to DynamoRIO (without SGX) baselines respectively, while I/O-intensive workloads cost 87.5% and 66.2% slowdown (Figure 8 for IOZone benchmarks). Further, the performance overheads increases with larger I/O record sizes. The same
<table>
<thead>
<tr>
<th>Property</th>
<th>Sub-property</th>
<th>Performance/Linux</th>
<th>Performance/DR</th>
<th>Performance/Ratel</th>
<th>Performance/R-DR</th>
<th>Performance/Graphene-SGX</th>
<th>Overhead (in %)</th>
<th>DR</th>
<th>Rater</th>
<th>R-DR</th>
<th>Graphene-SGX</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>Raw Memory Read</td>
<td>17915.33</td>
<td>24976.73</td>
<td>24665.05</td>
<td>23210.89</td>
<td>39.42</td>
<td>-1.25</td>
<td>29.56</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Intensive</td>
<td>Raw Memory Write</td>
<td>9928.48</td>
<td>12615.15</td>
<td>12580.36</td>
<td>12114.76</td>
<td>27.06</td>
<td>-26.71</td>
<td>-0.28</td>
<td>22.02</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Operations</td>
<td>Bzero Bandwidth</td>
<td>62393.29</td>
<td>60877.42</td>
<td>65072.41</td>
<td>47544.32</td>
<td>-2.43</td>
<td>4.29</td>
<td>6.89</td>
<td>-23.52</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Memory copy libc aligned</td>
<td>41565.31</td>
<td>56883.67</td>
<td>60377.04</td>
<td>63423.44</td>
<td>36.85</td>
<td>45.26</td>
<td>6.14</td>
<td>52.59</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bandwidth (MB/s)</td>
<td>Memory copy libc unaligned</td>
<td>9497.17</td>
<td>56270.52</td>
<td>61543.81</td>
<td>69444.44</td>
<td>492.5</td>
<td>548.02</td>
<td>9.37</td>
<td>631.21</td>
<td></td>
<td></td>
</tr>
<tr>
<td>More iteration</td>
<td>Memory copy unrolled aligned</td>
<td>9221.96</td>
<td>12272.93</td>
<td>12351.22</td>
<td>12161.04</td>
<td>33.08</td>
<td>33.93</td>
<td>0.64</td>
<td>31.87</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Less Chunk size</td>
<td>Mmapped Read</td>
<td>706.63</td>
<td>423.85</td>
<td>190.73</td>
<td>3814.69</td>
<td>-40.02</td>
<td>-73.01</td>
<td>-55.00</td>
<td>439.84</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>File Read</td>
<td>74.16</td>
<td>29.15</td>
<td>12.05</td>
<td>325.52</td>
<td>-60.69</td>
<td>-83.75</td>
<td>-58.66</td>
<td>338.94</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 10: Summary of HBenchOS benchmark results for Graphene-SGX along with Linux, DynamoRIO and Ratel.

is observed for HBenchOS binaries as reported in Table 10. The expensive spin-locks incur cost that increases with number of threads (Figure 9 for Parsec-SPLASH2 benchmarks). Overall, we observe that benchmarks that require large memory copies consistently exhibit significant slow-downs compared to others, highlighting the costs imposed by the two-copy design. The cost of signal handling also increases due to added context saves and restores in Ratel, as seen in a dedicated benchmark of HBenchOS (see last two rows in Table 10).

Second, the current SGX hardware implementation has limited secure physical memory (called the EPC) of 90 MB. Executing anything on a severely limited memory resource results in large slow-downs (e.g., increased page-faults). Further, cost of each page-in and page-out operation itself is higher in SGX because of hardware based memory encryption. We measure the impact of this limitation by executing benchmarks and applications that exceed the working set size of 90 MB for both data and code. For example, we test varying download sizes in cURL (Figure 11a) and database sizes in SQLite (Figure 10a). When the data exceeds 90 MB, we observe a sharp increase in throughput loss. Similarly, when we execute varying sizes of ML models that require increasing size of code page memory, we observe increase in page faults and lowered performance (Figure 11b). We observe similar loss of latency and throughput when applications reach a critical point in memory usage as in Memcached (Figure 10b). Appendix A.1 and A.2 detail the performance breakdown. The memory footprint of our system is reported separately in Section 6.3.2 as well.

**Performance Comparison with Graphene-SGX.** The performance overheads in Ratel vary based on workloads. This is observed for Graphene-SGX as well. As a direct point of comparison, we tested HBenchOS—a benchmark with varying workloads—with Graphene-SGX and find similar variation in performance based on the workload. The
DynamoRIO w.r.t. Linux
Ratel w.r.t. Linux
Ratel w.r.t. DynamoRIO

(a) 1 thread.
(b) 4 threads.
(c) 8 threads.
(d) 16 threads.

Fig. 9. Ratel performance for Parsec-SPLASH2 (multi-threading): (a), (b), (c), and (d) shows vanilla DynamoRIO execution time overhead w.r.t. Linux, Ratel execution time overhead w.r.t. Linux, and Ratel execution time overhead w.r.t. vanilla DynamoRIO, with 1, 4, 8, and 16 thread(s) respectively; the data for 2 threads has been included in Table 11; lower value indicates better performance.

(a) 4
10
16
22
28
34
40
46
Latency (ms)
(b) 
0.0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
Throughput (kops/s)

Fig. 10. Ratel performance for SQLite and Memcached. (a) shows SQLite’s average time per operation (micros/op) with increasing database size represented as number of primary keys in thousands (K) across Linux, vanilla DynamoRIO, and Ratel; (b) shows the throughput versus latency of Memcached on Linux, vanilla DynamoRIO, and Ratel.
performance overheads of Graphene-SGX for HBenchOS benchmarks as compared to Linux, DynamoRIO, and RATEL is reported in Table 10. The slowdown in both RATEL and Graphene-SGX systems is comparable for I/O benchmarks, since both of them incur two copies. Graphene-SGX is significantly faster than the DynamoRIO baseline and RATEL for syscall and signal handling, because it implements a library OS inside the enclave and avoids expensive context switches. RATEL delegates most of the system calls to the OS and does not emulate it like Graphene-SGX, offering compatibility with multiple libraries in contrast. Further, RATEL offers instruction-level instrumentation capability. Some performance overheads in Graphene-SGX are expected to be better than RATEL due to the differing design choices. Graphene-SGX does not use spin-locks and tunnels all signal handling through libc as it prioritizes performance over binary compatibility, and has reduced overheads compared to RATEL. On the other hand, RATEL offers better binary compatibility as opposed to Graphene-SGX which provides compatibility with glibc, as shown in Section 6.1.1.

6.3.2 Effects of Memory Constraints on RATEL. On our current experimental setup, SGX has a maximum of 128 MB EPC i.e., private physical memory, of which approximately 90 MB is available for user-enclaves. Further, the platform supports at most 64 GB of virtual memory per enclave. These limitations adversely impact RATEL performance.

Physical Memory Footprint. We report the physical memory required to execute each application with RATEL (Column 5, Table 11), the smallest being 236 MB for FSCQ benchmark binaries. RATEL uses this memory for the target application as well as for DynamoRIO binaries and the code cache. Since the EPC size is only 90MB, executing enclaves with a physical memory footprint larger than this size (236MB or more in our experiments) causes a high number of page faults (Column 12, Table 11). This is one of the main sources for RATEL performance overheads.

Virtual Memory Footprint. We monitor the peak virtual memory usage for Linux and DynamoRIO using ptrace and procmaps. We use sgxtop to monitor the enclave peak virtual memory at run time (Column 8, Table 11 [9]). Further, we monitor the peak virtual memory used by the untrusted host application corresponding to the enclave (Column 9, Table 11). On average, DynamoRIO incurs a high memory overhead of 205x compared to Linux. However, RATEL only imposes 24x overhead compared to Linux. There are two reasons why RATEL incurs significantly lower virtual memory usage compared to DynamoRIO.

First, DynamoRIO reserves 2 GB of heap memory region as a scalability improvement for Linux x64 [5]. Our analysis of DynamoRIO with several binaries shows that this region is rarely used. SGX has a limited EPC and requires pre-specifying maximum heap size. We disable this reservation logic in RATEL to reduce its virtual memory usage and
Table 1. Ratios for benchmarks and real-world applications. Columns 3 – 4: total application LoC and binary size. Columns 5: maximum physical memory size (in MB) required to run each application with Radel. Columns 6 – 7: peak virtual memory usage. Columns 8: execution time on Linux, vanilla DynamoRIO, and Radel. Column 9: execution overhead of DynamoRIO w.r.t. Linux, Radel w.r.t. Linux, and Radel w.r.t. DynamoRIO. Radel performs better than DynamoRIO in some cases (denoted by negative overheads)—SGX loads the binaries during enclave attestation and we do not include the enclave creation time in Radel execution time.

subsequent page faults for loading physical pages. Further, a low memory footprint speeds up the enclave creation and attestation because SGX has to initialize and measure a smaller memory region. Thus, Radel virtual memory peak is always smaller than DynamoRIO by at least a margin of 2 GB (see Column 7 and 8 in Table 11).

Manuscript submitted to ACM
Second, DynamoRIO executes directly on Linux. Thus, it can demand arbitrarily large physical memory (as long as it is available on the RAM). It uses the default Linux memory manager to optimize memory allocations. On the other hand, RATEL has to pre-specify the maximum physical footprint before execution and it uses a modified SGX SDK memory manager for its own heap (see Section 4.2). We initialize just enough enclave memory such that RATEL can execute target applications and not any more than that. Such conservative allocation allows RATEL to quickly create and launch enclaves. This explains why RATEL has lower virtual memory peaks (typically between 256 MB to 2 GB) compared to DynamoRIO (1–2 GB, after accounting for 2 GB for the above optimizations). To empirically verify our hypothesis, we perform a controlled experiment. For each binary from SPEC 2006, we run RATEL with increasing size of maximum heap memory (ranging from 256 MB to 4 GB) and measure the virtual memory peak. We report that the virtual memory peak continues to increase with increasing maximum heap size and then it plateaus at a certain point.

The plateau point of each binary matches the corresponding DynamoRIO peak. This confirms our claim that RATEL has a smaller virtual memory peak because we limit the maximum heap size in our configuration. These two phenomena explain why RATEL has a much smaller virtual memory footprint compared to DynamoRIO.

Note that RATEL additionally incurs virtual memory overheads in the untrusted host application (Column 9, Table 11). The two copy model used in RATEL design accounts for a high virtual memory peak in the untrusted part of the process.

**Code Cache Size.** RATEL and DynamoRIO allow users to configure the maximum code cache size via a configuration file before launching the enclave. The cache is used to store basic blocks and traces. At run time, the DBT engine is allowed to use a cache up to this size. Often, the peak cache size is smaller than the maximum because the basic blocks and traces may fit in a smaller memory for a given application. We execute applications with different code cache sizes for both DynamoRIO and RATEL. Our tests start with a maximum cache size of 4 KB and we double the size up to 64 MB. For each run, we measure the peak basic block cache and trace cache size in DynamoRIO and RATEL.

Once the maximum cache size is large enough for the application, both of them execute successfully. Further, the peak size stays constant even if we keep increasing the maximum size. In the case of Memcached executing YCSB workload A, DynamoRIO peaks at 231.24 KB basic block cache and 92.78 KB for the trace cache. RATEL peaks at 201.54 KB and 32.84 KB respectively. Increasing the cache size beyond the peak value does not improve the performance of DynamoRIO or RATEL. Specifying a large cache size for RATEL results in a larger enclave physical memory. RATEL takes more time to initialize and create the enclave, it also incurs more frequent page faults. Thus, beyond the peak size, these two factors slow-down the application with an increase in the cache size. When we reduce the cache size below the peak value, DynamoRIO suffers an order of magnitude slowdown. This is a well-known and expected behavior [27].

Relatively, RATEL does not suffer such a slowdown, partly because a smaller cache size results in fewer page faults. However, if the specified code cache size is small compared to the peak value, RATEL fails to execute a given application.

In summary, the limited EPC size in SGX v1 not only results in high execution overhead but also invalidates expected performance gains via a large code cache.

### 6.4 Compatibility with Built-in Profilers

RATEL primarily achieves binary compatibility by leveraging the complete interposition offered by DynamoRIO. Additionally, this instruction-level interposition allows RATEL to monitor various in-enclave behavior (e.g., events, instructions, control-flows, etc.) out-of-the-box. Specifically, DynamoRIO provides 26 built-in profilers for dynamically tracing, analyzing, and fine-tuning the target application. Table 12 summarizes the names and the profiling services they offer. When we run vanilla DynamoRIO on our experiment platform, 25/26 profilers work stably. One profiler,
Table 12. Names and description of built-in Profilers in DynamoRIO that are available directly in RATEL. ✓ indicates that the profiler is supported out-of-the-box in RATEL. ✗ indicates that the profiler is not supported because it crashes even in vanilla DynamoRIO [10, 11].

- **-prof_pcs**, is unstable and causes time-outs. This is a well-documented issue with DynamoRIO [10, 11]. Of all the 25 profilers that work with DynamoRIO, RATEL retains support for all of them. We experimentally demonstrate that RATEL maintains compatibility with built-in profilers. We randomly choose 4 application binaries from each of the 6 categories listed in Table 11. We run a total of 24 applications that exhibit diverse execution behavior with all of the 25 profilers. We report that all of 25 profilers worked with all our applications.

7 RELATED WORK

7.1 SGX Frameworks

Several prior works have targeted SGX compatibility. There are two main ways that prior work has overcome these challenges. The first approach is to fix the application interface. The target application is either re-compiled or is relinked to use such interfaces. The approach that enables the best compatibility exposes specific Libc (glibc or musl libc) versions as interfaces. This allows them to adapt to SGX restrictions at a layer below the application. Container or library OS solutions use this to execute re-compiled/re-linked code inside the enclave as done in Haven [20], Scone [16], Graphene-SGX [30], Ryoan [49], SGX-LKL [68], and Occlum [72]. Another line of work is compiler-based solutions. They require applications to modify source code to use language-level interface [41, 62, 75, 86].

Both style of approaches can have better performance than RATEL, but require recompiling or relinking applications. For example, library OSes like Graphene-SGX and containerization engines like Scone expose a particular glibc and musl version that applications are asked to link with. New library versions and interfaces can be ported incrementally.
but this creates a dependence on the underlying platform interface provider, and incurs a porting effort for each library version. Applications that use inline assembly or runtime code generation also become incompatible as they make direct access to system calls, without using the API. RATEL’s approach to handle R1-R5 comprehensively offers complete interposition, without any assumptions about specific interfaces beyond that implied by binary compatibility.

Security Considerations. As in RATEL, other approaches to SGX compatibility eventually have to use OCALLs, ECALLs, and syscalls to exchange information between the enclave and the untrusted software. This interface is known to be vulnerable [31, 37, 81]. Several shielding systems for file [28, 77] and network IO [18], provide specific mechanisms to safeguard the OS interface against these attacks. For security, defense techniques offer compiler-based tools for enclave code for memory safety [54], ASLR [71], preventing controlled-channel leakage [73], data location randomization [22], secure page fault handlers [66], and branch information leakage [47].

Ratel uses DynamoRIO’s in-built intra-process isolation primitives for separating application code from DynamoRIO code. It supports multi-threading within an enclave but does not support multi-processing. Recent library OSes such as Occlum support multi-process applications by executing them in the same enclave together with software-based fault isolation (SFI) to isolate within the process boundary. The combined use of SFI with RATEL instrumentation engine, instead of a library OS, constitutes promising future work to support multi-processing.

Performance. Several other works build optimizations by modifying existing enclave-compliant library OSes. Hot-calls [88] and Eleos [65] add exit-less calls to reduce the overheads of OCALLs. These optimizations are now available in the default Intel SGX SDK.

Language Run-times. Recent body of work has shown that executing either entire [85] or partial [33] language runtimes inside an enclave can help to port existing code written in interpreted languages such as Python [60, 69], Java [33], web-assembly [45], Go [44], and JavaScript [46].

Programming TEE Applications. Intel provides a C/C++ SGX software stack which includes a SDK and OS drivers for simulation and PSW for running local enclaves. There are other SDKs developed in memory safe languages such as Rust [41, 62, 86]. Frameworks such as Asylo [17], OpenEnclave [64], and MesaTEE [61] expose a high-level front-end for writing native TEE applications using a common interface. They support several back-end TEEs including Intel SGX and ARM TrustZone. Many of the challenges faced by RATEL are common to these frameworks.

7.2 Future TEEs & SGX v2

New enclave TEE designs have been proposed [29, 36, 39, 55, 76]. Micro-architectural side-channels [21] and new oblivious execution capabilities [36, 57] are significant concerns in these designs. Closest to our underlying TEE is the recent Intel SGX v2 [13, 58, 89].

Dynamic Permission Management. On SGX v1, once an enclave is initialized completely, enclave pages can no longer be added, removed, or modified with their permissions. On SGX v2, such restriction has been removed due to new SGX instructions. Thus, RATEL can address R2. Recall that, to dynamically load programs into an enclave, DynamoRIO has to reserve a large block of enclave memory region with full permissions (RWX) during the RATEL enclave setup. This is a common design choice in existing SGX runtimes, such as Occlum and Graphene-SGX. With SGX v2, the RWX code cache region in RATEL can be protected (execute-only) via dynamic permission management.

Larger EPC. Until recently, SGX v1 only supported 128 MB EPC memory. Intel recently started shipping machines for SGX v1 with 256 MB EPC and publicly released the plans to support 1 TB EPC [4]. With a larger EPC, the performance effect due to R1, R3, R4, and R5 will be greatly improved. Specifically, a larger code cache capacity can speedup RATEL.
enclave creation and application execution. Moreover, the page swapping frequency will significantly be reduced since a large memory usage is involved in Ratel (see Columns 8âĂŞ9 in Table 11).

**Dynamic Scaling of Virtual Memory and TCS.** SGX v2 introduces several instructions for dynamic enclave memory management. This allows an enclave to perform dynamic heap allocation, stack expansion, and thread context creation [58, 89]. These features can improve performance by alleviating R2. Ratel performs dynamic heap allocation, stack expansion, and TCS management. With SGX v2, Ratel can manage these allocations in an on-demand way instead of using fixed pre-allocated memory. This can save EPC memory and speed up the program execution by reduced page swapping. For dynamic TCS control, Ratel will no longer need multiplexing the limited TCS entries that are fixed at enclave creation time (Section 4.3). Instead, Ratel can create threads on-demand in SGX v2.

**Conditional Exception Handling.** SGX categorizes hardware exceptions (AEX events) into two groups: unconditional and conditional exceptions. On SGX v1, only 8 exception types (e.g., #DE) can be handled unconditionally while other 3 (e.g., #GP, #PF, and #CP) are not supported by default in vanilla SDK. Ratel enables these 3 exceptions by modifying the SGX SDK. On SGX v2, Ratel can configure the enclave parameter (e.g., MiscSelect) to support these exceptions.

In summary, SGX v2 features can improve Ratel performance and simplify security. The features can address R2 to some extent but do not address other restrictions. Thus, Ratel design largely applies to SGX v2 as well.

8 CONCLUSION

We present the design of Ratel, which enables dynamic binary translation inside SGX enclaves. It offers the ability to interpose on all the instruction executed in an enclave, which serves as a foundation for implementing other security monitors to safeguard enclaves from bugs and from the untrusted OS. Ratel also provides the first evidence that binary compatibility with existing Linux software on SGX is feasible. We empirically report on an extensive evaluation with over 200 common Linux applications and multiple scripting language runtimes. Our observations about the restrictive design choices made in SGX may be of independent interest to designers of next-generation enclave systems.

ACKNOWLEDGMENTS

We thank David Kohlbrenner, Zhenkai Liang, and Roland Yap for their feedback on improving earlier drafts of the paper. We thank Shipra Shinde for help on formatting the figures in this paper. This research was partially supported by a grant from the National Research Foundation, Prime Ministers Office, Singapore under its National Cybersecurity R&D Program (TSUNAMI project, No. NRF2014NCR-NCR001-21) and administered by the National Cybersecurity R&D Directorate. This material is in part based upon work supported by the National Science Foundation under Grant No. DARPA N66001-15-C-4066 and Center for Long-Term Cybersecurity. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the authors and do not necessarily reflect the views of the National Science Foundation.

AVAILABILITY

Ratel implementation, including modified Intel SGX SDK, PSW, and driver, is available at https://ratel-enclave.github.io/ Our project webpage and GitHub repository also contains unit tests, benchmarks, Linux utils, and case studies evaluated in this paper.
REFERENCES

[31] Stephen Checkoway and Hovav Shacham. 2013. Iago Attacks: Why the System Call API is a Bad Untrusted RPC Interface (ASPLOS ’13).
[38] Andrew Ferraiuolo, Andrew Baumann, Chris Hawblitzel, and Bryan Parno. 2017. Komodo: Using verification to disentangle secure-enclave hardware from software. In SOSP.

Manuscript submitted to ACM
A PERFORMANCE BREAKDOWN

A.1 Detailed Breakdown for Micro-benchmarks

We measure the performance on diverse workloads to explain the costs associated with executing with Ratel.

System Stress Workloads. We use HBenchOS [23]—a benchmark to measure the performance of primitive functionality provided by an OS and hardware platform. In Table 10 we show the cost of each system-level operation such as system calls, memory operations, context switches, and signal handling. Memory-intensive operation latencies vary with benchmark setting: (a) when the operations are done with more iterations (in millions) and less memory chunk size (4 KB) the performance is comparable; (b) when the operations are done with less iterations (1 K) and more memory chunk size (4 MB) Ratel incurs bandwidth loss ranging from −169.68% to 87.91% and 53.94% to 88.15% over Linux and DynamoRIO, respectively. This happens because when the chunk size is large, we need to allocate and de-allocate memory inside enclave for every iteration as well as copy large amounts of data.

These file operation latencies match with latencies we observed in our I/O intensive workloads (Figure 8). Specifically, the write operation incurs large overhead. Hence, the create workload incurs 4766.67% and 255.66% overhead over Linux and DynamoRIO because the benchmark creates a file and then writes predefined sized data to it. Costs of system calls that are executed as \texttt{OCALLs} vary depending on return value and type of the system call. For example, system calls such as \texttt{getpid}, \texttt{sbrk}, \texttt{sigaction} that return integer values are much faster. Syscalls such as \texttt{getrssusage, gettimeofday} returns structures or nested structures. Thus, copying these structures back and forth to/from enclaves causes much of the performance slowdown. Ratel has a custom mechanism for registering and handling signal (Section 4.5); it introduces a latency of 480.11% and 6816.84% with respect to Linux as well as 24.55% and 818.69% with respect to DynamoRIO respectively. Registering signals is cheaper because it does not cause a context switch as in the case of
handling the signal. Further, after accounting for the OCALL costs, our custom forwarding mechanism does not introduce any significant slowdown.

**CPU-bound Workloads.** Ratel incurs 217.80% and 34.91% overhead averaged over 24 applications from SPEC 2006 [78] with respect to Linux and DynamoRIO, respectively. Table 11 shows the individual overheads for each application with respect to all baselines. From Table 11 we observe that applications that incur higher number of page faults and OCALLs suffer larger performance slow-downs. Thus, similar to other SGX frameworks, the costs of enclave context switches and limited EPC size are the main bottlenecks in Ratel.

**IO-bound Workloads.** Ratel performs OCALLs for file I/O by copying read and write buffers to and from enclave. We measure the per-API latencies using FSCQ suite for file operations [32]. Table 11 shows the costs of each file operation and file access patterns respectively. Apart from the cost of the OCALL, writes are more expensive compared to reads in general; the multiple copy operations in Ratel amplify the performance gap between them. Next we use IOZone [63], a commonly used benchmark to measure the file I/O latencies. Figure 8 shows the bandwidth over varied file sizes between 16 MB to 1024 MB and record sizes between 4 KB to 4096 KB for common patterns. The trend of writes being more expensive holds for IOZone too. Ratel incurs an average slowdown of 87.5% and 66.2% over all operations, record sizes, and file sizes with respect to Linux and DynamoRIO, respectively.

**Multi-threaded Workloads.** We use the standard Parsec-SPLASH2 [67] benchmark suite. It comprises a variety of high performance computing (HPC) and graphics applications. We use it to benchmark Ratel overheads for multi-thread applications. Since some of the programs in Parsec-SPLASH2 mandate the thread count to be power to 2 (e.g., ocean_ncp), we fixed the maximum number of threads in our experiment to 16. Ratel changes the existing SGX design to handle thread creation and synchronization primitives, as described in Section 4.3 and 4.4. We measure the effect of this specific change on the application execution by configuring the enclave to use varying number of threads between 1-16. The data for 2 threads is shown in Table 11.

Figure 9 shows a performance overhead of 10156.52% and 92.55% compared to Linux and DynamoRIO, on average, across all benchmarks and thread configurations. Particularly, DynamoRIO imposes an average overhead of 5010.07% over Linux with the same setting. For single-threaded execution, on average, Ratel causes an overhead of 2050.92% and 3.17% with respect to Linux and DynamoRIO, respectively, while they increase to 21238.0% and 159.78% in 16-thread execution. We measure the breakdown of costs and observe that, on average: (a) creating each thread contributes to a fixed cost of 57 ms; (b) shared access to variables becomes expensive by a factor of 1 – 7 times compared to the elapsed time of futex synchronization with increase in number of threads. This is expected because synchronization is cheaper in Linux and DynamoRIO execution, in which they use unsafe futex primitives exposed by the kernel. On the other hand, Ratel uses expensive spinlock mechanism exposed by SGX hardware for security. Particularly, some of the individual benchmarks, such as water_spatial, fmm and raytrace that involve lots of lock contention events and have extremely high frequency of spinlock calls (e.g., the spinning counts of about 423,000 ms in Ratel while the futex calls of about 500 ms in DynamoRIO for the raytrace with 8 threads). Thus, they incur large overheads in synchronization.

**A.2 Real-world Case-studies**

We work with 4 representative real-world applications: a database server (SQLite), a command-line utility (cURL), a machine learning inference-as-a-service framework (Privado), and a key-value store (Memcached). These applications have been used in prior work [75].
**SQLite** is a popular database [79]. We select it as a case-study because of its memory-intensive workload. We configure it as a single-threaded instance. We use a database benchmark workload [56] and measured the throughput (ops/sec) for each database operation with varying sizes of the database (total number of entries). Table 11 shows the detailed breakdown of the runtime statistics for a database with 10,000 entries. Figure 10a shows the average throughput over all operations. With **RateL**, we observe a throughput loss of 36.88% and 28.71% on average over all database sizes compared to Linux and DynamoRIO. The throughput loss increases with increase in the database size. The drop is noticeable at 500K where the database size crosses the maximum enclave size threshold and results in significant number of page faults. This result matches with observations from other SGX frameworks that report SQLite performance [16].

**cURL** is a widely used command line utility to download data from URLs [38]. It is network intensive. We test it with **RateL** via the standard library test suite. Table 11 shows detailed breakdown of the execution time on **RateL**. We measure the cost executing cURL with **RateL** for downloading various sizes of files from an Apache (2.4.41) server on the local network. Figure 11a shows the throughput for various baselines and file sizes. On average, **RateL** causes a loss of 604.11% and 142.11% throughput as compared to Linux and DynamoRIO. For all baselines, small files (below 100 MB) have smaller download time; larger file sizes naturally take longer time. This can be explained by the direct copying of packets to non-enclave memory, which does not add any memory pressure on the enclave. The only remaining bottleneck in the cost of dispatching OCALLs which increase linearly with the requested file size.

**Privado** is a machine learning framework that provides secure inference-as-a-service [47]. It comprises of several state of the art models available as binaries that can execute on an input image to predict its class. The binaries are CPU intensive and have sizes ranging from 313 KB to 140 MB (see Table 11). We execute models from Privado on all the images from the corresponding image dataset (CIFAR or ImageNet) and measure inference time. Figure 11b shows the performance of baselines and **RateL** for 9 models in increasing order of binary size. We observe that **RateL** performance degrades with increase in binary size. This is expected because the limited enclave physical memory leads to page faults. Hence, largest model (140 MB) exhibit highest inference time and smallest model (313 KB) exhibit lowest inference time. Thus, **RateL** and enclaves in general can add significant overheads, even for CPU intensive server workloads, if they exceed the working set size of 90 MB.

**Memcached** is an in-memory key-value cache. We evaluate it with YCSB’s all four popular workloads A (50% read and 50% update), B (95% read and 5% update), C (100% read) and D (95% read and 5% insert). We run it with 4 default worker threads running in Linux, DynamoRIO and **RateL** settings. We vary the YCSB client threads with Load and Run operations (to load the data and then run the workload tests, respectively). We fix the data size to 1,000,000 with Zipfian distribution of key popularity. We increase the number of clients from 1 to 100 to find out a saturation point of each targeted/scaled throughput for the settings. Here, we only present workload A (throughput vs average latency for the read and update); the other workloads display similar behavior.

As shown in Figure 10b, the client latencies of the DynamoRIO and **RateL** settings for a given throughput are slightly similar until approximately 10,000 ops/sec while it nearly keeps unchanged on Linux until more than 40,000 ops/sec. Specifically, **RateL** jitters until it achieves maximum throughput around 17,000 ops/sec, while DynamoRIO is flat until 15,000 ops/sec (the maximum is 21,000 operations per second). The shared reason of the deceleration for both is that DynamoRIO slows down the speed of Read and Update. For **RateL**, the additional bottleneck is the high frequency of lock contention with spin-lock primitive. For e.g., **RateL** costs 18,320,000 ms while DynamoRIO’s the futex calls cost only around 500 ms for a given throughput of 10000 with 10 clients.