

BARRIERPOINT: SAMPLED SIMULATION OF MULTI-THREADED APPLICATIONS

TREVOR E. CARLSON, WIM HEIRMAN
KENZO VAN CRAEYNST AND LIEVEN EECKHOUT




MONDAY, MARCH 24TH, 2014
ISPASS 2014 – MONTEREY, CA, USA

DEMANDS ON SIMULATION ARE INCREASING

- Simulation targets are evolving
 - Increasing core counts per processor
 - More complex memory hierarchies
- Traditional cycle-level simulation is single-threaded
 - Single-threaded performance is not improving significantly
- Results in a large simulation gap
- New solutions are needed



Xeon Phi, Source: Intel



SIMULATION WORKLOAD REDUCTION IS KEY

- Many reduction techniques exist today
 - Application reduction
 - Smaller input sizes
 - Reduced numbers of iterations
 - Sampling: same workload, but
 - Only part of the workload is simulated in detail
 - Whole-program performance is extrapolated
 - Examples:
 - SimPoint
 - SMARTS/Flex Points
 - Time-based MT-Sampling



MT-SAMPLING WISH LIST

- Multi-Threaded SimPoints-like solution
 - Simulation Time = $O(\# \text{ SimPoints})$ instead of $O(\# \text{ insns})$
 - Easy to use, fast to run (in parallel)
- Multi-threaded SimPoints is not a valid solution
 - Operates on average CPI, not application runtime
 - Does not allow for runtime (non-idle + idle) reconstruction
 - What is the starting point of a SimPoint region?
 - Must constitute a valid thread ordering for all architectures

CURRENT SAMPLING SOLUTION SPACE

Native Application Simulation

1000 s


Time-based Multi-Threaded Sampling

Sim $O(\# \text{ insns})$ limits speedup

100 s

Workload-specific methodologies

< 1 s



SMARTS/Flex Points
Averages User-IPC



BarrierPoint
Slowest thread matters

Throughput (server)
workloads:
client/server, etc.

Unstructured synchronization
mechanisms:
Work-stealing, mutexes

Barrier-synchronizing
workloads:
OpenMP, auto-parallelized

Thread Synchronization Amount




BARRIERPOINT

- **Key Contributions**


- Micro-architecture independent selection of representative multi-threaded regions
- Extrapolate and estimate total application runtime
- Evaluation with realized speedups and errors
- Propose a straight-forward multi-threaded warmup technique

BARRIERPOINT

- Application Trends
 - Scientific applications use barriers (OpenMP)
 - Auto-parallelization of applications uses fork-join parallelism




- Main Idea
 - Simulate just the representative regions between barriers (potentially in parallel)
 - We call these barrierpoints




BARRIERPOINT METHODOLOGY

- Compare workloads between barriers for similarity
- Select and simulate the representative barrierpoints
- Reconstruct the runtime from the barrierpoints' results



MULTI-THREADED REGIONS

- What is an inter-barrier region?
 - The execution of all threads after a barrier, up to and including the completion of the following barrier



MARCH-INDEPENDENT REGION SELECTION

- Basic-block vectors (BBVs)
 - Application execution fingerprint
 - Captures basic-block execution
- LRU-stack distance vectors (LDVs)
 - Application data access fingerprint
 - Counts the number of *unique* address accesses that occur between two accesses to the same address (at cache line granularity)
- BBVs + LDVs
 - Combine instruction and data fingerprint into a single inter-barrier signature

UNIQUE ADDRESS WARMUP

- Multi-threaded warmup technique for Barrierpoint
 - Avoid long execution-driven simulation before ROI
 - Warmup data part of checkpoint, relatively μ architecture independent
 - Ensure cache coherency
- Unique Address Warmup
 - Similar to MTR¹, but avoids cache-specific reconstruction
 - Collect, from program start up to barrierpoint start
 - Each core records the most recent read, write and instruction cache accesses (by cache line)
 - We collect ($M * (\text{last } N \text{ cache lines})$), where N is the number required to fill up the entire cache hierarchy, and M is the number of threads
 - Replay:
 - Issue per-core list of unique addresses in parallel
 - Feed into real cache models, which remain coherent during warmup


¹ K. C. Barr, et al., “Accelerating Multiprocessor Simulation with a Memory Timestamp Record,” in ISPASS 2005

RECONSTRUCTING PROGRAM METRICS

- Each barrierpoint is given a weight
 - The number of times that it occurs in the run
- With the list and weights, we can reconstruct the runtime
 - $\text{Runtime}_{\text{cg/A/8}} = \text{Runtime}_{\text{cg/A/8}}(\text{bp}_0) * 1.0$
+ $\text{Runtime}_{\text{cg/A/8}}(\text{bp}_{15}) * 12.0$
+ $\text{Runtime}_{\text{cg/A/8}}(\text{bp}_{21}) * 2.0 + \dots$
- Similar to SimPoint reconstruction, but now with *time* (including idle/sync.) rather than CPI
- Also works for other application metrics: MPKI, etc.

BM/input	cores	barriers	barrierpoints	barrierpoint # and multiplier
npb-cg/A	8	46	5	0 (1.0), 15 (12.0), 21 (2.0), ...
npb-mg/A	8	245	8	2 (2.0), 52 (4.6), 57 (9.0), ...

ARCH-INDEPENDENT REGION SELECTION



NPB, A input, 32-cores; Aggregate IPCs shown


EXPERIMENTAL SETUP

- We model a Xeon/Nehalem-like machine
 - 8-core and 32-core architecture
 - 8-cores share an LLC
- Sniper Multi-Core Simulator
- Benchmarks
 - Most NAS Parallel Benchmarks (NPB)
 - A inputs
 - Parsec
 - Bodytrack Large
- Implemented for OpenMP applications
 - Fork/join parallelism, one barrier per `#omp parallel` for
 - Can be extended to other types of global synchronization, e.g.
 - `pthread_barrier()`
 - `MPI_(All)Reduce(MPI_COMM_WORLD)`




RESULTS

- BarrierPoint shows accurate absolute results




RESULTS

- BarrierPoint shows accurate absolute results and relative scaling results



RESULTS

- Realized simulation speedups are good
 - Resource utilization reduction (improved throughput) by 78x
 - Speedup of 25x on average, 867x maximum



Serial Speedup: back-to-back execution

Parallel Speedup: execution with sufficient resources

ADDITIONAL RESULTS

- Barrierpoints are a common unit of work across architecture configurations
 - 8-core vs. 32-core
 - Allows for a single characterization run
- Fingerprinting across both instruction and data profiles provide the best results
 - Equal combination of BBVs and LDVs

BARRIERPOINT

- Key Contributions

- Micro-architecture independent selection of representative multi-threaded regions
 - Explore alternatives to BBVs, such as LRU-stack distances
 - Extrapolate and estimate total application runtime
- Evaluation
 - Average reduction of machine resources of 78x
 - Realized an average speedup of 25x and maximum of 867x
 - Average error of 0.9%, maximum of 2.9%
- Propose a straight-forward multi-threaded warmup technique
- Technology Preview to be released soon
 - <http://snipersim.org>



BARRIERPOINT: SAMPLED SIMULATION OF MULTI-THREADED APPLICATIONS

TREVOR E. CARLSON, WIM HEIRMAN
KENZO VAN CRAEYNST AND LIEVEN EECKHOUT



MONDAY, MARCH 24TH, 2014
ISPASS 2014 – MONTEREY, CA, USA