30th International Symposium on High-Performance Computer Architecture (HPCA 2024)





# PrefetchX: Cross-Core Cache-Agnostic Prefetcher-Based Side-Channel Attacks

Yun Chen, Ali Hajiabadi, Lingfeng Pei, and Trevor E. Carlson National University of Singapore

#### Data Path in Intel x86 CPUs



- We want to reduce DRAM access latency
- <u>LLC lookups</u> take a longer time due to the increased size of LLC in server (> 50 cycles in server processors)



### Data Prefetching in Intel x86 CPUs

- We want to reduce DRAM access latency
- <u>LLC lookups</u> take a longer time due to the increased size of LLC in server (> 50 cycles in server processors)





Figure source: https://www.cleanpng.com/free/

#### Data Prefetching in Modern CPUs

#### • Prefetchers in Academia and Industry

- Pointer-Chasing
- Next-Line
- Streaming
- IP-Stride
- AI-Based

- Features are explored
- Leakages are well-studied



, 0

2

### Data Prefetching in Intel x86 CPUs

#### • Prefetchers in Academia and Industry

- Pointer-Chasing
- Next-Line
- Streaming
- IP-Stride
- Al-Based

- Features are explored
- Leakages are well-studied



### Intel Extended Prediction Table (XPT) Prefetcher

# **XPT Prefetcher**

Introduced by 3<sup>rd</sup> Generation Xeon Processors

□ Located on Last-Level Cache (LLC)

Predict LLC miss of current memory access
 Bypass LLC Lookup and pre-access DRAM

 $\Box Latency reduced from L_{LLC_Lookup} + L_{DRAM} to$ 

L<sub>DRAM</sub>

□ <u>Still LLC Miss</u>, but speed up up-to 300 cycles





#### Intel Extended Prediction Table (XPT) Prefetcher

# **XPT Prefetcher**

Introduced by 3<sup>rd</sup> Generation Xeon Processors

Shared across cores
Timing difference





#### Side-Channel Attacks on Modern Processors





# **XPT Prefetcher**

Introduced by 3<sup>rd</sup> Generation Xeon Processors

? How to index?
? How to trigger?
? How to tag?
? How to leak?

#### Benchmark



















# PREFETCHX: Practical Attacks and Setup

• We build an attack primitive to launch three attacks

Keystroke Attack

Network Traffic Attack

MbedTLS RSA Attack

Specification	System
Cloud Provider	AWS EC2
Instance	m6i.metal
Processor	Xeon Platinum 8375C
Architecture	Ice Lake (Sunny Cove)
Compiler	GCC 9.4.0, -O1
Operating System	Ubuntu 20.04
ASLR/KASLR	Enabled
SGX	Not supported



## PREFETCHX: Practical Attacks and Setup





## **PREFETCHX: Keystroke Attack**

The victim uses keyboard to write characters to a buffer or file

- DRAM accesses and XPT entry insertion/eviction
- Solution The attacker try to understand the exact timing of keystroke
  - Periodically priming the XPT prefetcher
  - A long access latency on the oldest page means entry eviction





Clear timing difference brought by XPT Cache primitives are no longer required Low-noise due to XPT's simply structure

# PREFETCHX: Network Traffic Attack

- The victim client receives network packet and write to a buffer
  - ORAM accesses and XPT entry insertion/eviction
- The attacker try to understand the exact timing of keystroke
  - Periodically priming the XPT prefetcher
  - A long access latency on the oldest page means entry eviction





#### PREFETCHX: Attack MbedTLS RSA

```
1 while (E->p[nblimbs] != 0) {
 2
3
       size_t exp_bits = 0;
       size_t ei;
 4
5
       ei = E->p[nblimbs] & 1;
 6
       /* Square */
 7
       MBEDTLS_MPI_CHK(mpi_select(...));
 8
       mpi_montmul(...)
 9
       continue
10
       /* Multiply */
11
       exp_bits l= (ei <<</pre>
12
              (window_bitsize - nbits));
13
14
       MBEDTLS_MPI_CHK(mpi_select(...,
15
                        exp_bits));
       mpi_montmul(...);
16
```

Observation 1: exp\_bits is initialized data and thus is stored in a <u>separate</u> non-copy-onwrite page.



#### PREFETCHX: Attack MbedTLS RSA

```
1 while (E->p[nblimbs] != 0) {
       size_t exp_bits = 0;
 3
       size_t ei;
 5
       ei = E->p[nblimbs] & 1;
 6
       /* Square */
       MBEDTLS_MPI_CHK(mpi_select(...));
 8
       mpi_montmul(...)
 9
       continue
      /* Multiply */
10
       exp_bits |= (ei <<</pre>
11
12
              (window_bitsize - nbits));
13
       MBEDTLS_MPI_CHK(mpi_select(...,
14
15
                       exp_bits));
       mpi_montmul(...);
16
```

```
Observation 1: exp_bits
  is initialized data and
  thus is stored in a
  separate non-copy-on-
  write page.
⊘Observation 2: exp_bits
  is accessed only in the
  multiply path
```



#### PREFETCHX: Attack MbedTLS RSA





### Conclusions

- We studied a new type of prefetcher named XPT prefetcher on Intel recent server processors
  - Shared across all cores
  - Indexed by page frame
  - Mitigating LLC lookup latency
- We propose PrefetchX, a new side-channel attack exploiting the XPT prefetcher
  - It is cache-agnostic
  - It makes the cross-core attack still practical on cloud
- We demonstrate threats brought by PrefetchX by setting up different practical attacks
  - Keystroke / Network Traffic / RSA



30th International Symposium on High-Performance Computer Architecture (HPCA 2024)





# PrefetchX: Cross-Core Cache-Agnostic Prefetcher-Based Side-Channel Attacks

Yun Chen, Ali Hajiabadi, Lingfeng Pei, and Trevor E. Carlson National University of Singapore

**Thanks for attention! Questions?**