
# Co-synthesis of FPGA-Based Application-Specific Floating Point SIMD Accelerators


Andrei Hagiescu and Weng-Fai Wong

National University of Singapore

# **Iterative fitting**



#### **The Great Divide**




What IF some compilation decisions are postponed?

What IF we carry semantic information?


#### **Virtualized FP SIMD**

- SIMD floating point instructions
- Disconnect semantics from implementation → folding


$$\forall i = [1, n] \ a_i = b_i + c_i d_i$$




#### Flexible SIMD instructions



#### Flexible SIMD instructions




#### Flexible SIMD instructions



versus

Floating point SIMD






Fast CPU



Interface overhead


### **Extending AltiVec**

- More ILP encapsulated in each vector instruction
- Extension relies on the generalizing the patterns




# **Extending AltiVec**

- More ILP encapsulated in each vector instruction
- Extension relies on the generalizing the patterns




### **Compilation flow**



# **Implementing SIMD Instructions**

Instruction blocks fold the execution units as needed



#### **Hardware**


- Cohabitation of Xilinx scalar FP and our SIMD extension
- Shared register file between all SIMD vector lengths
  - Multiport: multiple shadow copies
- Folding the bulky SIMD instructions
  - Arithmetic
  - Permutation
  - Loads / stores




- Folding parameters:
  - Instruction blocks
  - Execution units

### **Hardware DSE algorithm**

- Intuition:
  - Reduce execution units → free area → evaluate new designs
  - Max achievable performance changes monotonically
- Leverage nature of exploration to evaluate a small set of design points



#### Results



#### **Conclusions**

- Fully automated non-iterative toolchain
- Folding to match resource constraints
- Improved energy consumption
- Future directions:
  - Partial reconfiguration
  - Operator fusing

# Questions?