



CAPSTONE: An Architecture Design for Expressive Security

Jason Zhijingcheng Yu[†], Prateek Saxena
School of Computing, National University of Singapore
[†] final-year PhD student on the job market

Motivation: Patchwork of Security Extensions

Security Challenges



Product Name	Vendor Name	Product Type	Number of Vulnerabilities
1. Debian Linux	Debian	OS	8181
2. Android	Google	OS	5126
3. Fedora	Fedoraproject	OS	4497
4. Ubuntu Linux	Canonical	OS	3951
5. Linux Kernel	Linux	OS	3186
6. Mac OS X	Apple	OS	3103
7. Windows 10	Microsoft	OS	3054
8. Windows Server 2016	Microsoft	OS	3042
9. Windows 11	Microsoft	OS	2911
10. Chrome	Google	Application	2812

Memory Safety

Fine-grained Isolation


Confidential Computing

Patchwork of Security Extensions

Spatial Memory Safety	[Intel MPK, x86/64 DEP/NX] [Intel MPX, RISC-V/ARM CHERI]
Temporal Memory Safety	[ARM MTE]
Concurrent Thread Safety	[Intel TSX] [ARM TME]
Intra-process Sandboxing	[Intel SGX] [Intel MPK]
Process Sandboxing	[x86/64 Privilege Rings]
Virtualization	[AMD SEV] [Intel VT-x] [Intel TDX] [ARM CCA]
Red-Green Secure Worlds	[ARM TZ] [Intel TXT]
Nested / App Virtualization	[Intel VT-x] [Intel SGX]


Problem: Compose Security Extensions?

+ Exception handling (Cui et al., 2021)



Arbitrary code execution
Affecting 9 SGX runtimes
CVE-2021-0186, CVE-2021-33767

+ Memory sharing (Yu et al., 2022)



2–3 orders of magnitude overhead

Goal

Can one design a unified foundation for multiple security goals? (Yu et al., 2023)

Our answer:

CAPSTONE

an ISA (instruction set architecture) based on RISC-V (RV64IZicr)

Minimal set of properties

- P1: Exclusive Access
- P2: Revocable Delegation
- P3: Extensible Hierarchy
- P4: Secure Domain Switching


CAPSTONE

Capstone (USENIX '23)


Spatial Memory Safety
Temporal Memory Safety
Concurrent Thread Safety
Intra-process Sandboxing
Process Sandboxing
Virtualization
Red-Green Secure Worlds
Nested / App Virtualization

Desired Properties in CAPSTONE


P1: Exclusive Access




P2: Revocable Delegation



P3: Extensible Hierarchy



P4: Secure Domain Switching




Starting Point: Hardware Capabilities

- A **Hardware Capability** is a (pointer, metadata) tuple
 - Created or modified only by querying the hardware
 - Sufficient and necessary to access the corresponding memory
 - Has the associated permissions embedded in it and is enforced by hardware
- Capability machines existed in '80s, but had challenges scaling securely

Base Capability-based Model Is Insufficient

Example: P1 (Exclusive Access) cannot be achieved




Capabilities could do more (Watson et al., 2024)

- “Continuing to refine our understanding of memory safety”
- “Pushing beyond memory safety to ... software compartmentalization... for malicious programmers”
- “Exploring potential opportunities to compose ... memory- and type-safe ... languages, such as Rust”


Capability-based Model in CAPSTONE

Capability Types




Examples

- Linear capability:** Non-duplicable
- Revocation capability:** A capability “snapshot”, usable only for revocation




Nestable Two-Way Domain Isolation



Expressive Program Safety


- Spatial memory safety** enforced through bounds checking
- Temporal memory safety** enforced through the revocation mechanism
- CAPSTONE model is similar to Rust's ownership, borrowing, and AXM principles, and detects their violations in mixed Rust code

```
1 use std::arch::asm;
2 fn use_p(p: *mut u64) {
3     unsafe {
4         asm!(
5             "sd x0, 0({addr})",
6             addr = in(reg) p
7         );
8     }
9 }
10 fn main() {
11     let mut v = Box::new(0u64);
12     let v_raw = &mut *v as *mut u64;
13     let v_ref = unsafe { &mut *v_raw };
14     use_p(v_raw);
15     *v_ref = 42;
16 }
```



Publications

- J. Cui, J. Z. Yu, S. Shinde, P. Saxena, and Z. Cai, “SmashEx: Smashing SGX Enclaves Using Exceptions,” in *Proceedings of the 2021 ACM SIGSAC Conference on Computer and Communications Security*, Virtual Event Republic of Korea: ACM, Nov. 2021, pp. 779–793. doi: 10.1145/3460120.3484821.
- J. Z. Yu, S. Shinde, T. E. Carlson, and P. Saxena, “Elasticlave: An Efficient Memory Model for Enclaves,” in *31st USENIX Security Symposium, USENIX Security 2022, Boston, MA, USA, August 10–12, 2022*, K. R. B. Butler and K. Thomas, Eds., USENIX Association, 2022, pp. 4111–4128. [Online]. Available: <https://www.usenix.org/conference/usenixsecurity22/presentation/yu-jason>
- J. Z. Yu, C. Watt, A. Badole, T. E. Carlson, and P. Saxena, “CAPSTONE: A Capability-based Foundation for Trustless Secure Memory Access,” in *32nd USENIX Security Symposium (USENIX Security 23)*, Anaheim, CA: USENIX Association, Aug. 2023, pp. 787–804. [Online]. Available: <https://www.usenix.org/conference/usenixsecurity23/presentation/yu-jason>



CAPSTONE



Documentation



Jason

