I am an assistant professor at the National University of Singapore working to develop high-efficiency microarchitectures that can meet the performance and needs of future IoT and server applications. To do this, we explore a number of computer-architecture related areas, from energy-efficient processors, to secure chips and neuromorphic accelerators. The foundation for our architecture research comes from our experience in fast and accurate simulation methodologies and analytical modeling. Additionally, I co-develop the Sniper Multi-Core Simulator.

If you are interested in conducting research into energy-efficient processors, secure computing platforms, AI accelerators, programmable hardware, or simulation methodologies, contact us or see our open positions page for details.

[Google Scholar][ORCID][DBLP]; Contact us at tcarlson<AT>comp.nus.edu.sg; You can find me at COM2-03-43.

Navigate to Researchers, Works-in-Progress, Publications

Researchers in our Lab

Postdocs
వెంకట పవన్ కుమార్ మిరియాల	Venkata Pavan Kumar Miriyala	Artificial Intelligence
PhD Students
न्यूटन	Newton (with Virendra Singh)	Efficient Hardware
บุรินทร์ อมรไพศาลนนท์	Burin Amornpaisannon (with Li Shiuan Peh)	Artificial Intelligence Security
陈韵	Yun Chen	Efficient Hardware Security
علی حاجی آبادی	Ali Hajiabadi	Efficient Hardware Security
이진호	Jinho Lee	Efficient Hardware
刘常喜	Changxi Liu	Simulation
آرش پاش رشید	Arash Pashrashid	Security
裴凌枫	Lingfeng Pei	Efficient Hardware Security
അലൻ കണ്ടത്തുംതൊടുകയിൽ സാബു	Alen Kandathumthodukayil Sabu	Simulation
యశ్వంత్ తవ్వా	Yaswanth Tavva (with Li Shiuan Peh)	Security
项婷婷	Tingting Xiang	Artificial Intelligence
于淼	Miao Yu	Artificial Intelligence
Researchers
अर्चित अग्रवाल	Archit Agarwal	Security
陈彤	Tong Chen	Artificial Intelligence
උදාරී චතුරංගී හිරන්තිකා කනේවල	Udaree Kanewala	Efficient Hardware
康清玄	Ray Kang	Artificial Intelligence
刘玮修	Wei Siew Liew	Efficient Hardware
卢育全	Keven Loo	Efficient Hardware
साई धवल फाये	Sai Dhawal Phaye	Security

Works-in-progress

1. Efficient Instruction Scheduling Using Real-time Load Delay Tracking Efficient Hardware
   A. Diavastos and T. E. Carlson
   arXiv preprint arXiv:2109.03112, 2021.
   
   
2. Leaking Control Flow Information via the Hardware Prefetcher Security
   Y. Chen, L. Pei, and T. E. Carlson
   arXiv preprint arXiv:2109.00474, 2021.
   
   
3. Mitigating Power Attacks Through Fine-Grained Instruction Reordering Security
   Y. Chen, A. Hajiabadi, R. Poussier, A. Diavastos, S. Bhasin, and T. E. Carlson
   arXiv preprint arXiv:2107.11336, 2021.
   
   
4. Tatami: Dynamic CGRA Reconfiguration for Multi-Core General Purpose Processing Efficient Hardware
   J. Lee and T. E. Carlson
   Work-in-Progress at Design Automation Conference (DAC), 2021.
   
   
5. SOTERIA: In Search of Efficient Neural Networks for Private Inference Artificial Intelligence
   A. Aggarwal, T. E. Carlson, R. Shokri, and S. Tople
   arXiv preprint arXiv:2007.12934, 2020.
   
   
6. PIM-GraphSCC: PIM-Based Graph Processing Using Graph’s Community Structures Efficient Hardware
   Newton, V. Singh, and T. E. Carlson
   Computer Architecture Letters (CAL), 2020.
   
   
7. You Only Spike Once: Improving Energy-Efficient Neuromorphic Inference to ANN-Level Accuracy Artificial Intelligence
   S. P, K. T. N. Chu, B. Amornpaisannon, Y. Tavva, V. Pavan Kumar Miriyala, J. Wu, M. Zhang, H. Li, and T. E. Carlson
   arXiv preprint arXiv:2006.09982, 2020.
   
   

Selected Publications

1. Elasticlave: An Efficient Memory Model for Enclaves Security
   Z. Yu, S. Shinde, T. E. Carlson, and P. Saxena
   USENIX Security Symposium, 2022.
   
   
2. Sentry-NoC: A Statically Scheduled NoC for Secure SoCs Security
   A. Shalaby, Y. Tavva, T. E. Carlson, and L.-S. Peh
   International Symposium on Networks-on-Chip (NOCS), 2021.
   
   
3. Rectified Linear Postsynaptic Potential Function for Backpropagation in Deep Spiking Neural Networks Artificial Intelligence
   M. Zhang, J. Wang, J. Wu, A. Belatreche, B. Amornpaisannon, Z. Zhang, V. P. K. Miriyala, H. Qu, Y. Chua, T. E. Carlson, and H. Li
   IEEE Transactions on Neural Networks and Learning Systems (TNNLS), 2021.
   
   
4. Ultra-Fast CGRA Scheduling to Enable Run Time, Programmable CGRAs Efficient Hardware
   J. Lee and T. E. Carlson
   Design Automation Conference (DAC), 2021.
   
   
5. NOREBA: A Compiler-Informed Non-speculative Out-of-Order Commit Processor Efficient Hardware
   A. Hajiabadi, A. Diavastos, and T. E. Carlson
   Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2021.
   
   
6. ELFies: Executable Region Checkpoints for Performance Analysis and Simulation Performance Analysis Simulation
   H. Patil, A. Isaev, W. Heirman, A. Sabu, A. Hajiabadi, and T. E. Carlson
   International Symposium on Code Generation and Optimization (CGO), 2021.
   
   
7. A Framework for Developing Critical Literacies in Computer Architecture Education
   S. L. Hepner and T. E. Carlson
   International Conference on Teaching, Assessment, and Learning for Engineering (TALE), 2020.
   
   
8. Laser Attack Benchmark Suite Security Simulation
   B. Amornpaisannon, A. Diavastos, L.-S. Peh, and T. E. Carlson
   International Conference on Computer-Aided Design (ICCAD), 2020.
   
   
9. Secure Your SoC: Building System-on-Chip Designs for Security Security Simulation
   S. Bhasin, T. E. Carlson, A. Chattopadhyay, V. B. Y. Kumar, A. Mendelson, R. Poussier, and Y. Tavva
   International System-on-Chip Conference (SOCC), 2020.
   
   
10. Directed Statistical Warming Through Time Traveling Nominated Best Paper Sampling Simulation
    N. Nikoleris, L. Eeckhout, E. Hagersten, and T. E. Carlson
    International Symposium on Microarchitecture (MICRO), 2019.
    
    
11. Sampled Simulation of Task-Based Programs Analytical Modeling Sampling
    T. Grass, T. E. Carlson, A. Rico, G. Ceballos, E. Ayguadé, M. Casas, and M. Moreto
    IEEE Transactions on Computers (TC), 2018.
    
    
12. Active Learning to Develop Key Research Skills in Master’s Level Computer Science Coursework
    S. L. Hepner and T. E. Carlson
    International Conference on Teaching, Assessment, and Learning for Engineering (TALE), 2018.
    
    
13. SWOOP: Software-Hardware Co-Design for Non-Speculative Execute-Ahead, In-Order Cores Compilers Efficient Hardware
    K.-A. Tran, A. Jimborean, T. E. Carlson, K. Koukos, M. Själander, and S. Kaxiras
    The ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), 2018.
    
    
14. Non-Speculative Load Reordering in Total Store Ordering Efficient Hardware
    S. Kaxiras, T. E. Carlson, M. Alipour, and A. Ros
    IEEE Micro Top Picks from the Computer Architecture Conferences (TopPicks), 2018.
    
    
15. Maximizing Limited Resources: A Limit-Based Study and Taxonomy of Out-of-Order Commit Performance Analysis Efficient Hardware
    M. Alipour, T. E. Carlson, D. Black-Schaffer, and S. Kaxiras
    Journal of Signal Processing Systems, 2018.
    
    
16. Power-performance Tradeoffs in Data Center Servers: DVFS, CPU Pinning, Horizontal, and Vertical Scaling Performance Analysis
    J. Krzywda, A. Ali-Eldin, T. E. Carlson, P.-O. Östberg, and E. Elmroth
    Future Generation Computer Systems, 2018.
    
    
17. Behind the Scenes: Memory Analysis of Graphical Workloads on Tile-based GPUs Nominated Best Paper Performance Analysis
    G. Ceballos, A. Sembrant, T. E. Carlson, and D. Black-Schaffer
    International Symposium on Performance Analysis of Systems and Software (ISPASS), 2018.
    
    
18. Transcending Hardware Limits With Software Out-of-order Processing Best of CAL Efficient Hardware
    T. E. Carlson, K.-A. Tran, A. Jimborean, K. Koukos, M. Själander, and S. Kaxiras
    International Symposium on High Performance Computer Architecture (HPCA), 2018.
    
    
19. Static Instruction Scheduling for High Performance on Limited Hardware Compilers
    K. A. Tran, T. E. Carlson, K. Koukos, M. Själander, V. Spiliopoulos, S. Kaxiras, and A. Jimborean
    IEEE Transactions on Computers (TC), 2017.
    
    
20. A Graphics Tracing Framework for Exploring CPU+GPU Memory Systems Performance Analysis
    A. Sembrant, T. E. Carlson, E. Hagersten, and D. Black-Schaffer
    IEEE International Symposium on Workload Characterization (IISWC), 2017.
    
    
21. Non-Speculative Load-Load Reordering in TSO Efficient Hardware
    A. Ros, T. E. Carlson, M. Alipour, and S. Kaxiras
    International Symposium on Computer Architecture (ISCA), 2017.
    
    
22. Exploring the Performance Limits of Out-of-order Commit Performance Analysis Efficient Hardware
    M. Alipour, T. E. Carlson, and S. Kaxiras
    Computing Frontiers Conference (CF), 2017.
    
    
23. Clairvoyance: Look-ahead Compile-time Scheduling Compilers
    K.-A. Tran, T. E. Carlson, K. Koukos, M. Själander, V. Spiliopoulos, S. Kaxiras, and A. Jimborean
    International Symposium on Code Generation and Optimization (CGO), 2017.
    
    
24. Analytical Processor Performance and Power Modeling Using Micro-Architecture Independent Characteristics Analytical Modeling
    S. Van den Steen, S. Eyerman, S. D. Pestel, M. Mechri, T. E. Carlson, D. Black-Schaffer, E. Hagersten, and L. Eeckhout
    IEEE Transactions on Computers (TC), 2016.
    
    
25. CoolSim: Statistical Techniques to Replace Cache Warming With Efficient, Virtualized Profiling Best Paper Simulation
    N. Nikoleris, A. Sandberg, E. Hagersten, and T. E. Carlson
    Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS), 2016.
    
    
26. Long Term Parking (LTP): Criticality-aware Resource Allocation in OOO Processors Efficient Hardware
    A. Sembrant, T. E. Carlson, E. Hagersten, D. Black-Shaffer, A. Perais, A. Seznec, and P. Michaud
    International Symposium on Microarchitecture (MICRO), 2015.
    
    
27. Full Speed Ahead: Detailed Architectural Simulation at Near-Native Speed Simulation
    A. Sandberg, N. Nikoleris, T. E. Carlson, E. Hagersten, S. Kaxiras, and D. Black-Schaffer
    IEEE International Symposium on Workload Characterization (IISWC), 2015.
    
    
28. The Load Slice Core Microarchitecture Efficient Hardware
    T. E. Carlson, W. Heirman, O. Allam, S. Kaxiras, and L. Eeckhout
    International Symposium on Computer Architecture (ISCA), 2015.
    
    
29. Chrysso: An Integrated Power Manager for Constrained Many-core Processors Efficient Hardware
    S. S. Jha, W. Heirman, A. Falcón, T. E. Carlson, K. Van Craeynest, J. Tubella, A. González, and L. Eeckhout
    International Conference on Computing Frontiers (CF), 2015.
    
    
30. Micro-architecture Independent Analytical Processor Performance and Power Modeling Nominated Best Paper Analytical Modeling
    S. Van den Steen, S. D. Pestel, M. Mechri, S. Eyerman, T. E. Carlson, D. Black-Schaffer, E. Hagersten, and L. Eeckhout
    International Symposium on Performance Analysis of Systems and Software (ISPASS), 2015.
    
    
31. An Evaluation of High-Level Mechanistic Core Models Performance Analysis Simulation
    T. E. Carlson, W. Heirman, S. Eyerman, I. Hur, and L. Eeckhout
    ACM Transactions on Architecture and Code Optimization (TACO), 2014.
    
    
32. BarrierPoint: Sampled Simulation of Multi-threaded Applications Nominated Best Paper Sampling
    T. E. Carlson, W. Heirman, K. V. Craeynest, and L. Eeckhout
    International Symposium on Performance Analysis of Systems and Software (ISPASS), 2014.
    
    
33. Undersubscribed Threading on Clustered Cache Architectures Efficient Hardware
    W. Heirman, T. E. Carlson, K. Van Craeynest, I. Hur, A. Jaleel, and L. Eeckhout
    International Symposium on High Performance Computer Architecture (HPCA), 2014.
    
    
34. PCantorSim: Accelerating Parallel Architecture Simulation Through Fractal-based Sampling Sampling
    C. Jiang, Z. Yu, H. Jin, C. Xu, L. Eeckhout, W. Heirman, T. E. Carlson, and X. Liao
    ACM Transactions on Architecture and Code Optimization (TACO), 2013.
    
    
35. Sampled Simulation of Multi-Threaded Applications Best Paper Sampling
    T. E. Carlson, W. Heirman, and L. Eeckhout
    International Symposium on Performance Analysis of Systems and Software (ISPASS), 2013.
    
    
36. Power-Aware Multi-Core Simulation for Early Design Stage Hardware/Software Co-Optimization Simulation
    W. Heirman, S. Sarkar, T. E. Carlson, I. Hur, and L. Eeckhout
    Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT), 2012.
    
    
37. Using Cycle Stacks to Understand Scaling Bottlenecks in Multi-threaded Workloads Performance Analysis
    W. Heirman, T. E. Carlson, S. Che, K. Skadron, and L. Eeckhout
    IEEE International Symposium on Workload Characterization (IISWC), 2011.
    
    
38. Sniper: Exploring the Level of Abstraction for Scalable and Accurate Parallel Multi-Core Simulations Simulation
    T. E. Carlson, W. Heirman, and L. Eeckhout
    International Conference for High Performance Computing, Networking, Storage and Analysis (SC), 2011.
    
    
39. Using Fast and Accurate Simulation to Explore Hardware/Software Trade-offs in the Multi-Core Era Performance Analysis
    W. Heirman, T. E. Carlson, S. Sarkar, P. Ghysels, W. Vanroose, and L. Eeckhout
    International Conference on Parallel Computing (ParCo), 2011.
    
    
40. 3D Stacking of DRAM on Logic Efficient Hardware
    T. E. Carlson and M. Facchini
    Three Dimensional System Integration: IC Stacking Process and Design, 2011.
    
    
41. Automated Pathfinding Tool Chain for 3d-stacked Integrated Circuits: Practical Case Study Performance Analysis
    D. Milojevic, T. E. Carlson, K. Croes, R. Radojcic, D. F. Ragett, D. Seynhaeve, F. Angiolini, G. V. der Plas, and P. Marchal
    International Conference on 3D System Integration (3DIC), 2009.
    
    
42. System-level Power/Performance Evaluation of 3D Stacked DRAMs for Mobile Applications Performance Analysis Efficient Hardware
    M. Facchini, T. E. Carlson, A. Vignon, M. Palkovic, F. Catthoor, W. Dehaene, L. Benini, and P. Marchal
    Conference on Design, Automation and Test in Europe (DATE), 2009.
    
    
43. Generic Multiphase Software Pipelined Partial FFT on Instruction Level Parallel Architectures Efficient Hardware
    M. Li, D. Novo, B. Bougard, T. E. Carlson, L. V. D. Perre, and F. Catthoor
    IEEE Transactions on Signal Processing, 2009.